

PHILIPS

Data handbook



Electronic
components
and materials

Integrated circuits

Book IC08N

1984

New series

ECL 10K and 100K logic families

NEW HANDBOOK SERIES

ECL 10K AND 100K LOGIC FAMILIES

	<i>page</i>
Selection guide	
Numerical index ECL 10 000 family	3
ECL 100 000 family	5
Functional index ECL 10 000 family	6
ECL 100 000 family	8
General	
Definitions of symbols and terms	11
Rating systems	15
Maximum ratings	17
ECL 10 000 series	
Family specifications	19
Device data	23
ECL 100 000 series	
Family specifications	289
Device data	297
Advanced customized ECL	
Family specification	479
Package outlines	485

DATA HANDBOOK SYSTEM

Our Data Handbook System comprises more than 50 books with specifications on electronic components, subassemblies and materials. It is made up of four series of handbooks:

ELECTRON TUBES	BLUE
SEMICONDUCTORS	RED
INTEGRATED CIRCUITS	PURPLE
COMPONENTS AND MATERIALS	GREEN

The contents of each series are listed on pages iv to viii.

The data handbooks contain all pertinent data available at the time of publication, and each is revised and reissued periodically.

When ratings or specifications differ from those published in the preceding edition they are indicated with arrows in the page margin. Where application information is given it is advisory and does not form part of the product specification.

Condensed data on the preferred products of Philips Electronic Components and Materials Division is given in our Preferred Type Range catalogue (issued annually).

Information on current Data Handbooks and on how to obtain a subscription for future issues is available from any of the Organizations listed on the back cover.

Product specialists are at your service and enquiries will be answered promptly.

ELECTRON TUBES (BLUE SERIES)

The blue series of data handbooks is comprised of the following parts:

- T1 Tubes for r.f. heating**
- T2a Transmitting tubes for communications, glass types**
- T2b Transmitting tubes for communications, ceramic types**
- T3 Klystrons, travelling-wave tubes, microwave diodes**
- ET3 Special Quality tubes, miscellaneous devices (will not be reprinted)**
- T4 Magnetrons**
- T5 Cathode-ray tubes**
Instrument tubes, monitor and display tubes, C.R. tubes for special applications
- T6 Geiger-Müller tubes**
- T7 Gas-filled tubes**
Segment indicator tubes, indicator tubes, dry reed contact units, thyratrons, industrial rectifying tubes, ignitrons, high-voltage rectifying tubes, associated accessories
- T8 Picture tubes and components**
Colour TV picture tubes, black and white TV picture tubes, colour monitor tubes for data graphic display, monochrome monitor tubes for data graphic display, components for colour television, components for black and white television and monochrome data graphic display
- T9 Photo and electron multipliers**
Photomultiplier tubes, phototubes, single channel electron multipliers, channel electron multiplier plates
- T10 Camera tubes and accessories**
- T11 Microwave semiconductors and components**
- T12 Vidicons and Newvicons**
- T13 Image intensifiers**
- T14 Infrared detectors**

SEMICONDUCTORS (RED SERIES)

The red series of data handbooks comprises:

- S1 Diodes**
Small-signal germanium diodes, small-signal silicon diodes, voltage regulator diodes ($< 1,5 \text{ W}$), voltage reference diodes, tuner diodes, rectifier diodes
- S2a Power diodes**
- S2b Thyristors and triacs**
- S3 Small-signal transistors**
- S4a Low-frequency power transistors and hybrid modules**
- S4b High-voltage and switching power transistors**
- S5 Field-effect transistors**
- S6 R.F. power transistors and modules**
- S7 Surface mounted semiconductors**
- S8 Devices for optoelectronics**
Photosensitive diodes and transistors, light-emitting diodes, displays, photocouplers, infrared sensitive devices, photoconductive devices.
- S9 Power MOS transistors**
- S10 Wideband transistors and wideband hybrid IC modules**

INTEGRATED CIRCUITS (PURPLE SERIES)

The purple series of data handbooks comprises:

EXISTING SERIES

- IC1** Bipolar ICs for radio and audio equipment
- IC2** Bipolar ICs for video equipment
- IC3** ICs for digital systems in radio, audio and video equipment
- IC4** Digital integrated circuits
CMOS HE4000B family
- IC5** Digital integrated circuits – ECL
ECL10 000 (GX family), ECL100 000 (HX family), dedicated designs
- IC6** Professional analogue integrated circuits
- IC7** Signetics bipolar memories
- IC8** Signetics analogue circuits
- IC9** Signetics TTL logic
- IC10** Signetics Integrated Fuse Logic (IFL)
- IC11** Microprocessors, microcomputers and peripheral circuitry

NEW SERIES

IC01N	Radio, audio and associated systems Bipolar, MOS	
IC02N	Video and associated systems Bipolar, MOS	
IC03N	Telephony equipment Bipolar, MOS	
IC04N	HE4000B logic family CMOS	
IC05N	HE4000B logic family uncased integrated circuits CMOS	(published 1984)
IC06N	PC54/74HC/HCU/HCT logic families HCMOS	
IC07N	PC54/74HC/HCU/HCT uncased integrated circuits HCMOS	
IC08N	10K and 100K logic family ECL	(published 1984)
IC09N	Logic series TTL	(published 1984)
IC10N	Memories MOS, TTL, ECL	
IC11N	Analogue - industrial	
IC12N	Semi-custom gate arrays & cell libraries ISL, ECL, CMOS	
IC13N	Semi-custom integrated fuse logic IFL series 20/24/28	
IC14N	Microprocessors, microcontrollers & peripherals Bipolar, MOS	
IC15N	Logic series FAST TTL	(published 1984)

Note

Books available in the new series are shown with their date of publication.

COMPONENTS AND MATERIALS (GREEN SERIES)

The green series of data handbooks comprises:

- C1 Assemblies for industrial use**
PLC modules, PC20 modules, HN1L FZ/30 series, NORbits 60-, 61-, 90-series, input devices, hybrid ICs
- C2 Television tuners, video modulators, surface acoustic wave filters**
- C3 Loudspeakers**
- C4 Ferroxcube potcores, square cores and cross cores**
- C5 Ferroxcube for power, audio/video and accelerators**
- C6 Synchronous motors and gearboxes**
- C7 Variable capacitors**
- C8 Variable mains transformers**
- C9 Piezoelectric quartz devices**
Quartz crystal units, temperature compensated crystal oscillators, compact integrated oscillators, quartz crystal cuts for temperature measurements
- C10 Connectors**
- C11 Non-linear resistors**
Voltage dependent resistors (VDR), light dependent resistors (LDR), negative temperature coefficient thermistors (NTC), positive temperature coefficient thermistors (PTC)
- C12 Variable resistors and test switches**
- C13 Fixed resistors**
- C14 Electrolytic and solid capacitors**
- C15 Film capacitors, ceramic capacitors**
- C16 Permanent magnet materials**
- C17 Stepping motors and associated electronics**
- C18 D.C. motors**
- C19 Piezoelectric ceramics**
- C20 Wire-wound components**

NUMERICAL AND FUNCTIONAL INDEX

NUMERICAL INDEX ECL 10 000 FAMILY

	page
10100	quadruple 3-input NOR gate (1 input common) 25
10101	quadruple 2-input OR/NOR gate (1 input common) 29
10102	quadruple 2-input, 3 NOR and 1 OR/NOR gate 33
10103	quadruple 2-input, 3 OR and 1 OR/NOR gate 37
10104	quadruple 2-input, 3 AND and 1 AND/NAND gate 41
10105	triple 2-3-2 input OR/NOR gate 45
10106	triple 4-3-3 input NOR gate 49
10107	triple 2-input EXCLUSIVE-OR/EXCLUSIVE-NOR gate 53
10108	dual 3-input AND/NAND gate 57
10109	dual 4-5 input OR/NOR gate 61
10110	dual 3-input/3-output OR gate (line driver) 65
10111	dual 3-input/3-output NOR gate (line driver) 69
10113	quadruple EXCLUSIVE-OR gate (with enable) 73
10114	triple line receiver 77
10115	quadruple line receiver 83
10116	triple line receiver 87
10117	dual 2-wide 2-3 input OR-AND/OR-AND-INVERT gate 91
10118	dual 2-wide 3-input OR-AND gate 95
10119	4-wide 4-3-3-3 input OR-AND gate 99
10121	4-wide OR-AND/OR-AND-INVERT gate 103
10123	triple BUS driver 107
10124	quadruple TTL to ECL translator 111
10125	quadruple ECL to TTL translator 117
10129	quadruple TTL/IBM bus receiver/latch 123
10130	dual D-type latch 131
10131	dual D-type master-slave flip-flop 137
10132	dual 2-input multiplexer with clocked D-type latches and common reset 143
10133	quadruple latch with D-type inputs and enable outputs 149
10134	dual 2-input multiplexer with clocked D-type latches 155
10135	dual JK master-slave flip-flop 161
10136	universal hexadecimal counter 167
10137	universal decade counter 175
10141	4-bit universal shift register 181
10158	quadruple 2-to- 1 multiplexer (non-inverting) 187
10159	quadruple 2-to- 1 multiplexer (inverter) 191

NUMERICAL INDEX

		page
10160	12-bit parity checker/generator	195
10161	3-bit decoder with two enable inputs (1 of 8 lines LOW)	199
10162	3-bit decoder with two enable inputs (1 of 8 lines HIGH)	203
10164	8-input multiplexer with enable input	207
10165	8-input priority encoder	211
10171	dual 2-bit decoder (one of four lines LOW)	215
10172	dual 2-bit decoder (one of four lines HIGH)	219
10173	quadruple 2-input multiplexer with latched outputs	223
10174	dual 4-to-1 multiplexer (with enable)	229
10175	quint D-latch with common reset and two wired-OR common clock inputs	233
10176	hex D-type master-slave flip-flop	239
10179	look-ahead carry block	243
10180	dual 2-bit adder/subtractor	247
10181	4-bit arithmetic logic unit	253
10188	hex buffer (non-inverting)	259
10189	hex inverter	263
10191	hex ECL-MST translator	267
10192	quadruple current mode BUS driver	271
10210	high speed dual 3-input/3-output OR gate	275
10211	high speed dual 3-input/3-output NOR gate	279
10216	triple differential amplifier [†]	283
10231	high speed dual D-type master-slave flip-flop	287

NUMERICAL INDEX ECL 100 000 FAMILY

	page
100101	triple 5-input OR/NOR gate 303
100102	quintuple 2-input OR/NOR gate with common enable 307
100107	quintuple exclusive OR/NOR gate with compare 311
100112	quadruple double fan-out OR/NOR gate 315
100113	quadruple double fan-out OR/NOR gate 319
100114	quintuple differential line receiver 323
100117	triple 1-2-2-input OR/AND-OR/NAND gate 327
100118	2-4-4-4-5-input OR/AND-OR/NAND gate 331
100122	9-bit buffer gate 335
100123	hex bus driver 339
100126	9-gate buffer 343
100131	triple D flip-flop 347
100131A	high speed triple D flip-flop 355
100136	multipurpose counting register 363
100141	8-bit universal shift register 371
100142	4 x 4 CAM 377
100145	16 x 4 register file 383
100150	hex D-type latch flip-flop 391
100151	hex D-type master-slave flip-flop 397
100155	quadruple 2-way multiplexer latch 405
100158	8-bit shift matrix 411
100160	dual 9-bit parity generator/8-bit comparator 417
100163	dual 8-bit multiplexer 421
100164	16-input multiplexer 425
100165	universal priority encoder 429
100166	9-bit comparator 437
100170	universal decoder 441
100171	triple bit 4-way multiplexer 447
100175	5-bit 100K to 10K interface with latch 451
100180	fast 6-bit adder 457
100181	4-bit ALU binary/decimal 463
100255	5-bit ECL/TTL interface 471
ACE family specification	479

FUNCTIONAL INDEX ECL 10 000 FAMILY

(selection guide)

			page
Gates	10100	quadruple 3-input NOR gate (1 input common)	25
	10101	quadruple 2-input OR/NOR gate (1 input common)	29
	10102	quadruple 2-input, 3 NOR and 1 OR/NOR gate	33
	10103	quadruple 2-input, 3 OR and 1 OR/NOR gate	37
	10104	quadruple 2-input, 3 AND and 1 AND/NAND gate	41
	10105	triple 2-3-2 input OR/NOR gate	45
	10106	triple 4-3-3 input NOR gate	49
	10107	triple 2-input EXCLUSIVE-OR/EXCLUSIVE-NOR gate	53
	10108	dual 3-input AND/NAND gate	57
	10109	dual 4-5 input OR/NOR gate	61
	10110	dual 3-input/3-output OR gate (line driver)	65
	10111	dual 3-input/3-output NOR gate (line driver)	69
	10113	quadruple EXCLUSIVE-OR gate (with enable)	73
	10117	dual 2-wide 2-3 input OR-AND/OR-AND-INVERT gate	91
	10118	dual 2-wide 3-input OR-AND gate	95
	10119	4-wide 4-3-3-3 input OR-AND gate	99
	10121	4-wide OR-AND/OR-AND-INVERT gate	103
	10210	high speed dual 3-input/3-output OR gate	275
	10211	high speed dual 3-input/3-output NOR gate	279
10216	triple differential amplifier	283	
Interfaces	10114	triple line receiver	77
	10115	quadruple line receiver	83
	10116	triple line receiver	87
	10123	triple bus driver	107
	10124	quadruple TTL to ECL translator	111
	10125	quadruple ECL to TTL translator	117
	10129	quadruple TTL/IBM bus receiver/latch	123
	10188	hex buffer (non-inverting)	259
	10189	hex inverter	263
10192	quadruple current mode bus driver	271	
Flip-flops	10130	dual D-type latch	131
	10131	dual D-type master-slave flip-flop	137
	10133	quadruple latch with D-type inputs and enable outputs	149
	10135	dual JK master-slave flip-flop	161
	10175	quint D-latch with common reset and two wired-OR common clocks inputs	233
	10176	hex D-type master-slave flip-flop	239
	10231	high speed dual D-type master-slave flip-flop	287

FUNCTIONAL INDEX

			page
Counters and registers	10136	universal hexadecimal counter	167
	10137	universal decade counter	175
	10141	4-bit universal shift register	181
Complex	10132	dual 2-input multiplexer with clocked D-type latches and common reset	143
	10134	dual 2-input multiplexer with clocked D-type latches	155
	10158	quadruple 2-to-1 multiplexer (non-inverting)	187
	10159	quadruple 2-to-1 multiplexer (inverting)	191
	10160	12-bit parity checker/generator	195
	10161	3-bit decoder with two enable inputs (1 of 8 lines LOW)	199
	10162	3-bit decoder with two enable input (1 of 8 lines)	203
	10164	8-input multiplexer with enable input	207
	10165	8-input priority encoder	211
	10171	dual 2-bit decoder (one of four lines LOW)	215
	10172	dual 2-bit decoder (one of four lines HIGH)	219
	10173	quadruple 2-input multiplexer with latched outputs	223
	10174	dual 4-to-1 multiplexer (with enable)	229
	10179	look-ahead carry block	243
	10180	dual 2-bit adder/subtractor	247
10181	4-bit arithmetic logic unit	253	
10191	hex ECL-MST translator	267	

FUNCTIONAL INDEX ECL 100 000 FAMILY

(selection guide)

			page
Gates	100101	triple 5-input OR/NOR gate	303
	100102	quintuple 2-input OR/NOR gate with common enable	307
	100107	quintuple exclusive OR/NOR gate with compare	311
	100112	quadruple double fan-out OR/NOR gate	315
	100113	quadruple double fan-out OR/NOR gate	319
	100117	triple 1-2-2-input OR/AND-OR/NAND gate	327
	100118	2-4-4-4-5-input OR/AND-OR/NAND gate	331
Driver	100123	hex bus driver	339
Interface	100114	quintuple differential line receiver	323
	100122	9-bit buffer gate	335
	100175	5-bit 100K to 10K interface with latch	451
	100255	5-bit ECL/TTL interface	471
Flip-flops	100131	triple D flip-flop	347
	100131A	high speed triple D flip-flop	355
	100150	hex D latch flip-flop	391
	100151	hex D master-slave flip-flop	397
Matrix	100158	8-bit shift matrix	411
Multiplexers	100155	quadruple 2-way multiplexer latch	405
	100163	dual 8-bit multiplexer	421
	100164	16-input multiplexer	425
	100171	triple bit 4-way multiplexer	447
Memories	100142	4 x 4 CAM	377
Counters and registers	100136	multipurpose counting register	363
	100141	8-bit universal shift register	371
	100145	16 x 4 register file	383
Complex	100160	dual 9-bit parity generator/8-bit comparator	417
	100165	universal priority encoder	429
	100166	9-bit comparator	437
	100170	universal decoder	441
	100180	fast 6-bit adder	457
	100181	4-bit ALU binary/decimal	463
Cell array family	ACE	advanced customized ECL	479

GENERAL
Definitions of symbols and terms
Maximum ratings

DEFINITIONS OF SYMBOLS AND TERMS

The symbols and terms used in the data sheets have been chosen to agree with the standards of the International Electrotechnical Commission. The relative values of the specified conditions and limits are referenced to an algebraic scale. The extremities of the scale are:

- max. is the most positive value of a spread (value closest to positive infinity).
- min. is the most negative value of a spread (value closest to negative infinity).

Currents

Positive-current is defined as conventional current flow into a device pin. Negative current is defined as conventional current flow out of a device pin.

- I_{EE} Power supply current. The current required by each device from the V_{EE} supply. This value represents only the internal current required by the specified device, and does not include the current required for loads or terminations.
- I_{IH} Input current HIGH. The current flowing into a device pin with the specified V_{IH} applied to the input. This value represents the worst case d.c. input load that a device presents to a driving element.
- I_{IHmax} The most positive value of I_{IH} .
- I_{IHmin} The most negative value of I_{IH} .
- I_{IL} Input current LOW. The current flowing into a device pin with the specified V_{IL} applied to the input.
- I_{ILmax} The most positive value of I_{IL} .
- I_{ILmin} The most negative value of I_{IL} .
- I_{CC} Power supply current drawn from the positive supply.
- I_{CCH} Current drawn from V_{CC} power supply with all inputs at logic HIGH level.
- I_{CCL} Current drawn from V_{CC} power supply with all inputs at logic LOW level.
- I_{CBO} Leakage current from input transistor on ECL devices without pull-down resistors.
- I_{OS} Output short circuit current.

GENERAL

Voltages

- V_T Termination voltage for external output resistors (usually $V_T = -2\text{ V}$).
- V_{BB} Bias voltage. The internally generated reference voltage and output threshold levels.
- V_{CC} Circuit ground. This is the most positive potential in an ECL system and it is used as the reference level for other voltages.
- V_{EE} Power supply voltage. It is the most negative potential in the system.
- V_{IH} Input voltage HIGH. The range of input voltages that represents a logic HIGH level in the system.
- V_{IHmin} The most negative V_{IH} . This value represents the guaranteed input HIGH threshold for the device.
- V_{IHmax} The most positive V_{IH} .
- V_{IL} Input voltage LOW. The range of input voltages that represents a logic LOW level in the system.
- V_{ILmin} The most negative V_{IL} .
- V_{ILmax} The most positive V_{IL} . This value represents the guaranteed input LOW threshold for the device.
- V_{OH} Output voltage HIGH. The range of voltages at an output terminal with the specified output loading and with the inputs conditioned to establish a HIGH level at the outputs.
- V_{OHmin} The most negative V_{OH} under the specified input and loading conditions.
- V_{OHmax} The most positive V_{OH} under the specified input and loading conditions.
- V_{OHC} The output HIGH corner point or guaranteed HIGH output voltage with the inputs set to their respective threshold levels.
- V_{OL} Output voltage LOW. The range of voltages at an output terminal with the specified output loading and with the inputs conditioned to establish a LOW level at the output.
- V_{OLmax} The most positive V_{OL} under the specified input and loading conditions.
- V_{OLmin} The most negative V_{OL} under the specified input and loading conditions.
- V_{OLC} The output LOW corner point or guaranteed LOW output voltage with the inputs set to their respective threshold levels.

AC switching parameters

- t_h Hold time. Minimum time which a signal must be present and remain static *after* an active transition of the control input to guarantee the recognition of the data.
- t_s Set-up time. Minimum time which a signal must be present and remain static *before* an active transition at the control input to guarantee the recognition of the data.
- t_w Pulse width. The time between 50% amplitude points on the leading and trailing edges of a pulse to ensure proper action.
- t_{THL} Fall time. The transition time between two specified reference points (20 and 80%) on a waveform which is changing from HIGH to LOW.
- t_{TLH} Rise time. The time between two specified reference points (20 and 80%) on a waveform which is changing from LOW to HIGH.

- t_{PLH} Rise propagation delay time. The time between the 50% points on the input and output voltage waveforms with the output changing from the defined LOW level to the defined HIGH level.
- t_{PHL} Fall propagation delay time. The time between the 50% points on the input and output voltage waveforms with the output changing from the defined HIGH level to the defined LOW level.
- f_{max}/f_C Count frequency/Toggle frequency/Operating frequency. The maximum repetition rate at which clock pulses may be applied to a sequential circuit.
- t_R Release time. The minimum time before the active transition of the timing pulse clock or enable that reset must be released.

READ mode (memories)

- t_{ACS} Chip select access time.
- t_{RCS} Chip select recovery time.
- t_{AA} Address access time.

WRITE mode (memories)

- t_W Minimum write pulse.
- t_{WSD} Data in set-up time.
- t_{WSA} Address set-up time.
- t_{WHA} Address hold time.
- t_{WSCS} Chip select set-up time.
- t_{WHCS} Chip select hold time.
- t_{WS} Write disable time.
- t_{WR} Write recovery time.

GENERAL

Temperature

T_{stg}	Maximum temperature at which device may be stored without damages or performance degradation.
T_j	Junction temperature.
T_{amb}	Ambient temperature.
$R_{th\ j-a}$	Thermal resistance of an IC package, junction to ambient.
$R_{th\ j-c}$	Thermal resistance of an IC package, junction to case.
$R_{th\ c-a}$	Thermal resistance of an IC package, case to ambient.

Miscellaneous

L_{fpm}	Linear feet per minute.
P_D	Total d.c. power applied to a device, not including any power delivered from the device to a load.
R_L	Load resistor (usually 50 Ω).
D.U.T.	Device under test.
C_{in}	Input capacitance.
C_{out}	Output capacitance.
P.U.T.	Pin under test.

RATING SYSTEMS

The rating systems described are those recommended by the International Electrotechnical Commission (IEC) in its Publication 134.

DEFINITIONS OF TERMS USED

Electronic device. An electronic tube or valve, transistor or other semiconductor device.

Note

This definition excludes inductors, capacitors, resistors and similar components.

Characteristic. A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic, or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

Bogey electronic device. An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics which are directly related to the application.

Rating. A value which establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

Note

Limiting conditions may be either maxima or minima.

Rating system. The set of principles upon which ratings are established and which determine their interpretation.

Note

The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

ABSOLUTE MAXIMUM RATING SYSTEM

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout life, no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

DESIGN MAXIMUM RATING SYSTEM

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout life, no design maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

DESIGN CENTRE RATING SYSTEM

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

MAXIMUM RATINGS

The limit parameters, beyond which the life of the devices may be impaired, are given in Table 1. In addition Table 2 provides certain limits, which, if exceeded, will not damage the devices but could degrade the performance below those of the guaranteed specifications.

Table 1 Limits beyond which device-life may be impaired.

parameters	symbol	10K	100K	unit
Supply voltage	V_{EE}	-8 to 0	-7 to 0	V
Input voltage (d.c.) $V_{CC} = 0$	V_I	V_{EE} to 0		V
Output source current (d.c.)	I_O	50	55	mA
Storage temperature	T_{stg}	-55 to + 150	-55 to + 150	°C
Junction temperature ceramic package	$T_j \text{ max}$	165	150	°C
plastic package	$T_j \text{ max}$	150	-	°C

Note:

For the ceramic package $T_j \text{ max}$ may be exceeded (< 250 °C) for short periods of time (< 240 hours) without significant reduction in device life time.

Table 2 Limits beyond which performance may be degraded.

parameters	symbol	10K	100K	unit
Operating ambient temperature with air-flow > 2,5 m/s	T_{amb}	-30 to + 85	0 to + 85	°C
Supply voltage (d.c.)	V_{EE}	-4,68 to -5,72	-4,2 to -5,7	V
Load resistance to $V_T = -2$ V	R_L	50	50	Ω

Specifications in data sheets are limited
for 10K series $V_{EE} = -5,2 \pm 0,01$ V
for 100K series $V_{EE} = -4,2$ to $-4,8$ V.

FAMILY SPECIFICATIONS (ECL10 000)

ECL10 000

These specifications cover the electrical characteristics of the ECL10 000 unless otherwise specified in the individual device data sheet.

RATINGS: see chapter "MAXIMUM RATINGS"

D.C. CHARACTERISTICS at $V_{CC} = \text{ground}$; $V_{EE} = -5,2 \text{ V}$

Each CX circuit has been designed to meet the d.c. specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed-circuit board and transverse air flow $> 2,5 \text{ m/s}$ is maintained. Test values are given in the table and defined in the figure.

Test parameters

	temperature °C			unit
	-30	+ 25	+ 85	
V_{IHmax}	-890	-810	-700	mV
V_{IHmin}	-1205	-1105	-1035	mV
V_{ILmax}	-1500	-1475	-1440	mV
V_{ILmin}	-1890	-1850	-1825	mV




Fig. 1 Transfer characteristics.

A.C. CHARACTERISTICS




Fig. 2 Switching times test circuit. $V_{CC1} = V_{CC2} = +2,0 \text{ V}$; $V_{EE} = -3,2 \text{ V}$.

input pulse: $t_{TLH} = t_{THL} = 2,0 \pm 0,2 \text{ ns}$ (between 20 and 80%); $V_{IH} = +1,1 \text{ V}$; $V_{IL} = +0,3 \text{ V}$.

FAMILY SPECIFICATIONS

Test table $V_{CC} = 0$ V (ground); $V_{EE} = -5,2$ V; $R_L = 50 \Omega$ to -2 V.

characteristic	symbol	temperature ($^{\circ}\text{C}$)			unit	remarks
		-30	+ 25	+ 85		
Output voltage HIGH	V_{OHmax}	-890	-810	-700	mV	
	V_{OHmin}	-1060	-960	-890	mV	
Output threshold voltage HIH	V_{OHC}	-1080	-980	-910	mV	
Output threshold voltage LOW	V_{OLC}	-1655	-1630	-1595	mV	
Output voltage LOW	V_{OLmax}	-1675	-1650	-1615	mV	
	V_{OLmin}	-1890	-1850	-1825	mV	

Notes

1. Input resistance is positive at any frequency.
2. Non-specified input pins should be connected to V_{ILmin} or left open.
3. Input and output cables to the oscilloscope are 50Ω coaxial cables with equal length.
4. Input impedance of the oscilloscope is 50Ω .
5. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper test.




Fig. 3 Propagation delay and transition times waveforms

DEVICE DATA (ECL10 000)

QUADRUPLE 2-INPUT NOR GATE WITH STROBE

The 10100 is a quadruple 2-input NOR gate with another input common to all gates. Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground)

$V_{EE} = -5.2 \text{ V}$

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5.2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	$t_{PLH}; t_{PHL}$	typ. 2.0 ns
Output voltage HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 100 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package outlines)

10100N: 16-lead DIL: plastic (SOT-38).

10100F: 16-lead DIL: ceramic (SOT-74)





Fig. 3 Circuit diagram (one gate).



$$Q_1 = \overline{G_1 + G_2 + G}$$

$$Q_2 = \overline{G_3 + G_4 + G}$$

$$Q_3 = \overline{G_5 + G_6 + G}$$

$$Q_4 = \overline{G_7 + G_8 + G}$$

positive logic: HIGH state = 1
LOW state = 0

Fig. 4 Logic function.

RATINGS: see chapter FAMILY SPECIFICATIONS

D.C. CHARACTERISTICS

$V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	Conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	29	26	29	mA	see "How to test section"
Input current LOW	$I_{IL\min}$	4*	0,5	0,5	0,3	μA	
Input current HIGH	$I_{IH\max}$	4* 9*	390 750	245 470	245 470	μA μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	inputs at $V_{IL\min}$
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	
Output threshold voltage HIGH	V_{OHC}	min	-1 080	- 980	- 910	mV	one input at $V_{IL\min}$
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	one input at $V_{IH\max}$

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,0	1,0	1,0	ns	50% to 50%
		typ. max.	3,1	2,0 2,9	3,3	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	1,1	1,1	1,1	ns	
		typ.		2,0		ns	
		max.	3,6	3,3	3,7	ns	




Fig. 5 Switching times testing waveforms.

QUADRUPLE OR/NOR GATE

The 10101 is a quadruple 2-input OR/NOR gate with one input from each gate common to pin 12. Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5.2	V
Operating ambient temperature range	T_{amb}	-30 to +85	$^{\circ}\text{C}$
Average propagation delay	t_{pd}	typ.	2,0 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no-load)	P_D	typ.	100 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINE (see Package outlines)

10101N: plastic 16-lead dual in-line (SOT-38).

10101F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram (one gate).



$Q_1 = \overline{G_1 + G_2}$	$Q_5 = \overline{G_3 + G_4}$
$Q_2 = G_1 + G_2$	$Q_6 = G_3 + G_4$
$Q_3 = \overline{G_2 + G_3}$	$Q_7 = \overline{G_4 + G_4}$
$Q_4 = G_2 + G_3$	$Q_8 = G_4 + G_4$

positive logic: HIGH state = 1
LOW state = 0

Fig. 4 Logic function.

RATINGS see Family Specifications

D.C. CHARACTERISTICS

$V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	29	26	26	mA	see "How to test section"
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	12* other inputs	850 425	535 265	265 265	μA μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	V_{ILmin} on inputs for invert outputs V_{IHmax} on inputs for direct outputs
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	V_{IHmax} on inputs for invert outputs V_{ILmin} on inputs for direct outputs
Output threshold voltage HIGH	V_{OHC}	min.	-1080	- 980	- 910	mV	V_{ILC} on one input for invert outputs V_{IHC} on one input for direct outputs
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	One input at V_{ILC} or V_{IHC}

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min. typ. max.	1,0 3,1	1,0 2,0 2,9	1,0 3,3	ns ns ns	50% to 50%
Transition times rise and fall	t_{TLH}/t_{THL}	min. typ. max.	1,1 3,6	1,1 2,0 3,3	1,1 3,7	ns ns ns	20% to 80+

For switching times test circuit and waveform see Family Specifications.

QUADRUPLE NOR GATE

The 10102 is a quadruple 2-input NOR gate.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0$ V (ground);
 $V_{EE} = -5,2$ V.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 2,0 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 100 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINE (see Package Outlines)

10102N: plastic 16-lead dual in-line (SOT-38).

10102F: ceramic 16-lead dual in-line (SOT-74)





Fig. 3 Circuit diagram (one gate).



7264415

$$Q_1 = \overline{G_1 + G_2}$$

$$Q_2 = \overline{G_3 + G_4}$$

$$Q_3 = \overline{G_5 + G_6}$$

$$Q_4 = \overline{G_7 + G_8}$$

$$Q_5 = \overline{Q_4}$$

positive logic: HIGH state = 1
LOW state = 0

Fig. 4 Logic function.

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	29	26	29	mA	see "How to test section"
Input current LOW	I_{ILmin}	4 *	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	4*	425	265	265	μA	

* Individually test each input applying the same above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	V_{ILmin} on inputs for invert outputs V_{IHmax} on inputs 12;13 for output 9
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	V_{IHmax} on inputs for invert outputs V_{ILmin} on inputs 12;13 for output 9
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	V_{ILC} on one input for invert outputs V_{IHC} on input 12 or 13 for input 9
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	one input at V_{ILC} or V_{IHC}

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,0	1,0	1,0	ns	50% to 50%
		typ.		2,0		ns	
		max.	3,1	2,9	3,3	ns	
transition times rise and fall	t_{TLH}/t_{THL}	min.	1,1	1,1	1,1	ns	20% to 80%
		typ.		2,0		ns	
		max.	3,6	3,3	3,7	ns	

For switching times test circuit and waveform see Family Specifications.

QUADRUPLE 2-INPUT OR GATE

The 10103 is a quadruple 2-input 3 OR and 1 OR/NOR gate.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground);
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to + 85 °C
Average propagation delay	t_{pd}	typ. 2,0 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 100 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINE (see Package Outlines)

10102N: plastic 16-lead dual in-line (SOT-38).

10102F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram (one gate).



$$Q_1 = G_1 + G_2$$

$$Q_2 = G_3 + G_4$$

$$Q_3 = G_5 + G_6$$

$$Q_5 = G_7 + G_8$$

$$Q_4 = \overline{Q_5}$$

positive logic: HIGH state = 1
LOW state = 0

7284882

Fig. 4 Logic function.

RATINGS see Family Specifications

D.C. CHARACTERISTICS

$V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	29	26	29	mA	see "How to test section"
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	4*	390	245	245	μA	

* Individually test each input applying the same above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 960 - 890	- 960 - 880 - 810	-- 890 - 825 - 700	mV mV mV	V_{IHmax} on inputs for direct output V_{ILmin} on inputs for invert output
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	V_{ILmin} on inputs for direct output V_{IHmax} on inputs for invert output
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	V_{ILC} on inputs for invert output V_{IHC} on inputs for direct output
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	V_{ILC} on inputs for direct output V_{IHC} on inputs for invert output

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,0	1,0	1,0	ns	50% to 50%
		typ.		2,0		ns	
		max.	3,1	2,9	3,3	ns	
transition times rise and fall	t_{TLH}/t_{THL}	min.	1,1	1,1	1,1	ns	20% to 80%
		typ.		2,0		ns	
		max.	3,6	3,3	3,7	ns	

For switching times test circuit and waveform see Family Specifications.

QUADRUPLE 2-INPUT AND GATE

The 10104 is a high-speed logic, low power, AND function.

Open emitter outputs feature:

- easy choice of interface techniques.
- low power consumption when loaded by transmission lines.
- wired-OR capability of the outputs makes the device suitable for control, bussing and communications in high-speed processors, high-speed peripherals, instrumentation and digital communication systems.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground);
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to + 85 °C
Average propagation delay	t_{PLH}	typ. 2,7 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 140 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINE (see Package Outlines)

10104N: plastic 16-lead dual in-line (SOT-38).

10104F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram (one gate).

7269620



$$Q_1 = G_1 \cdot G_2$$

$$Q_2 = G_3 \cdot G_4$$

$$Q_3 = G_5 \cdot G_6$$

$$Q_4 = \bar{Q}_5$$

$$Q_5 = G_7 \cdot G_8$$

Positive logic:

H = HIGH state (the more positive voltage) = 1
 L = LOW state (the less positive voltage) = 0

7269619

Fig. 4 Logic function.

RATINGS see chapter Family Specifications

D.C. CHARACTERISTICS

$V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	39	35	39	mA	
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,3	μA	see "How to test section"
Input current HIGH	I_{IHmax}	4,7,10,13 5,6,11,12	425 350	265 220	265 220	μA μA	

*Individually test each input applying the same above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	V_{ILmin} on inputs for direct output V_{IHmax} on inputs for invert output
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	V_{IHmax} on inputs for direct output V_{ILmin} on inputs for invert output
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	V_{IHC} on inputs for direct output V_{ILC} on inputs for invert output
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	V_{ILC} on inputs for direct output V_{IHC} on inputs for invert output

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,0	1,0	1,0	ns	50% to 50%
		typ.		2,7			
max.	4,3	4,0	4,2		ns		
transition times rise and fall	t_{TLH}/t_{THL}	min.	1,1	1,1	1,1	ns	20% to 80%
		max.	3,7	3,5	3,6	ns	

For switching times test circuit and waveform see Family Specifications.

TRIPLE OR/NOR GATE

The 10105 is a triple 2-3-2 input OR/NOR gate.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	°C
Average propagation delay	t_{pd}	typ.	2,0 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	75 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINE (see Package Outlines)

10105N: plastic 16-lead dual in-line (SOT-38).

10105F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one gate).




Fig. 4 Logic function.

RATINGS see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	23	21	23	mA	
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,3	μA	see "How to test section"
Input current HIGH	I_{IHmax}	4*	425	265	265	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	V_{IHmax} or V_{ILmin}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	V_{ILmin} or V_{IHmax}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	One input at V_{IHC} or V_{ILC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	One input at V_{ILC} or V_{IHC}

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	$t_{PLH}/$ t_{PHL}	min.	1,0	1,0	1,0	ns	50% to 50%
		typ.		2,0		ns	
		max.	3,1	2,9	3,3	ns	
transition times rise and fall	$t_{TLH}/$ t_{THL}	min.	1,1	1,1	1,1	ns	20% to 80%
		typ.		2,0		ns	
		max.	3,6	3,3	3,7	ns	

For switching times test circuit and waveform see Family Specifications.

TRIPLE NOR GATE

The 10106 is a triple 4-3-3 input NOR gate.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.





Fig. 1 Logic diagram.



Pin 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground);
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	°C
Average propagation delay	t_{PLH}/t_{PHL}	typ.	2,0 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	75 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINE (see Package Outlines)

10106N: plastic 16-lead dual in-line (SOT-38).

10106F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram (one gate).



$$Q_1 = \overline{G_1 + G_2 + G_3 + G_4}$$

$$Q_2 = \overline{G_5 + G_6 + G_7}$$

$$Q_3 = \overline{G_8 + G_9 + G_{10}}$$

positive logic: HIGH state = 1
LOW state = 0

Fig. 4 Logic functions.

RATINGS see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V (ground)}; V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	23	21	23	mA	
Input current LOW	$I_{IL\min}$	4*	0,5	0,5	0,3	μA	see "How to test section"
Input current HIGH	$I_{IH\max}$	4*	425	265	265	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 880 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	one input at $V_{IL\min}$
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 720 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	one input at $V_{IH\max}$
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	one input at V_{ILC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	one input at V_{IHC}

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	conditions
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,0	1,0	1,0	ns	50% to 50%
		typ.		2,0		ns	
		max.	3,1	2,9	3,3	ns	
transition times rise and fall	t_{TLH}/t_{THL}	min.	1,1	1,1	1,1	ns	20% to 80%
		typ.		2,0		ns	
		max.	3,6	3,3	3,7	ns	

For switching times test circuit and waveform see Family Specifications.

TRIPLE EXCLUSIVE OR/EXCLUSIVE NOR GATE

The 10107 is a three gate array designed to provide the positive EXCLUSIVE OR and NOR functions. Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature	T_{amb}	-30 to +85	°C
Average propagation delay	t_{PLH}	typ.	2,4 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	115 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINE (see Package Outlines)

10107N: plastic 16-lead dual in-line (SOT-38).

10107F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram (one gate).



7267108

$$Q_1 = \overline{G_1} \cdot \overline{G_2} + G_1 \cdot G_2$$

$$Q_2 = G_1 \cdot \overline{G_2} + \overline{G_1} \cdot G_2$$

$$Q_3 = \overline{G_3} \cdot \overline{G_4} + G_3 \cdot G_4$$

$$Q_4 = G_3 \cdot \overline{G_4} + \overline{G_3} \cdot G_4$$

$$Q_5 = \overline{G_5} \cdot \overline{G_6} + G_5 \cdot G_6$$

$$Q_6 = G_5 \cdot \overline{G_6} + \overline{G_5} \cdot G_6$$

positive logic: HIGH state = 1
LOW state = 0

Fig. 4 Logic functions.

RATINGS see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} ($^{\circ}\text{C}$)			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	31	28	31	mA	
Input current LOW	$I_{IL\min}$	4*	0,5	0,5	0,3	μA	see "How to test section"
Input current HIGH	$I_{IH\max}$	4,9,14 5,7,15	425 350	265 220	265 220	μA μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 960 - 890	- 960 - 880 - 810	- 890 - 810 - 700	mV mV mV	see note 1
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 850 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615 -1 615	mV mV mV	see note 2
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	see note 3
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	see note 4

Notes:

- $V_{IL\min}$ or $V_{IH\max}$ on both inputs for invert outputs.
 $V_{IL\min}$ on one input and $V_{IH\max}$ on other input for direct outputs.
- $V_{IL\min}$ on one input and $V_{IH\max}$ on other input for invert outputs.
 $V_{IL\min}$ or $V_{IH\max}$ on both outputs for direct outputs.
- V_{ILC} or V_{IHC} on both inputs for invert outputs.
 V_{ILC} on one input and V_{IHC} on other input for direct outputs.
- V_{ILC} on one input and V_{IHC} on other input for invert outputs.
 V_{ILC} or V_{IHC} on both inputs for direct outputs.

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under test	T _{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	t _{pLH} / t _{pHL}	min.	1,1	1,1	1,1	ns	50% to 50%
		typ.		2,4		ns	
		max.	3,8	3,7	4,0	ns	
transition times rise and fall	t _{T LH} / t _{T HL}	min.	1,1	1,1	1,1	ns	20% to 80%
		typ.		2,5		ns	
		max.	3,5	3,5	3,8	ns	

For switching times test circuit and waveform see Family Specifications.

DUAL 4-INPUT AND/NAND GATE

The 10108 is a dual AND/NAND gate.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature	T_{amb}	-30 to +85 °C
Average propagation delay		
AND output	t_{PLH}/t_{PHL}	typ. 2,3 ns
NAND output	t_{PLH}/t_{PHL}	typ. 2,8 ns
Power consumption per package (no load)	P_D	typ. 145 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10108N: plastic 16-lead dual in-line (SOT-38).

10108F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Logic function
(one AND/NAND gate).

RATINGS see Family Specifications.

$$Q_1 = G_1 \cdot G_2 \cdot G_3 \cdot G_4$$

$$Q_2 = \bar{Q}_1$$

Positive logic

H = HIGH state

(the more positive voltage) = 1

L = LOW state

(the more negative voltage) = 0




Fig. 4 Circuit diagram.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V (ground)}; V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} (^{\circ}\text{C})$			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	40	36	40	mA	
Input current LOW	$I_{IL\min}$	4*	0,5	0,5	0,3	μA	see "How to test section"
Input current HIGH	$I_{IH\max}$	4*	425	265	265	μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 880 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	$V_{IL\min}$ on inputs for direct outputs $V_{IH\max}$ on inputs for invert output
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1.675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	$V_{IH\max}$ on inputs for direct output $V_{IL\min}$ on inputs for invert output
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	V_{IHC} on inputs for direct output V_{ILC} on inputs for invert output
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	V_{ILC} on inputs for direct output V_{IHC} on inputs for invert output

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega$ to ground

	symbol	pin under test	$T_{amb} (^{\circ}\text{C})$			unit	conditions
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,4	1,4	1,4	ns	50% to 50%
		typ.		2,3		ns	
		max.	4,1	3,7	4,1	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	1,1	1,1	1,1	ns	20% to 80%
		typ.		2,8		ns	
		max.	4,5	4,0	4,5	ns	

For switching times test circuit and waveform see Family Specifications.

DUAL OR/NOR GATE

The 10109 is a dual 4-5 input OR/NOR gate.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;

$V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	$^{\circ}\text{C}$
Average propagation delay	t_{PLH}	typ.	2,0 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	50 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINE (see Package Outlines).

10109N: plastic 16-lead dual in-line (SOT-38).

10109F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram (one gate).



$$Q_1 = \overline{G_1 + G_2 + G_3 + G_4}$$

$$Q_3 = \overline{G_5 + G_6 + G_7 + G_8 + G_9}$$

$$Q_2 = G_1 + G_2 + G_3 + G_4$$

$$Q_4 = G_5 + G_6 + G_7 + G_8 + G_9$$

Positive logic: HIGH state = 1
LOW state = 0

Fig. 4 Logic functions.

RATINGS see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	15	14	15	mA	see "How to test section"
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	4*	425	265	265	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	V_{IHmax} or V_{ILmin}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	V_{ILmin} or V_{IHmax}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	V_{IHC} or V_{ILC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	V_{ILC} or V_{IHC}

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0 \text{ V}$; $V_{EE} = -3.2 \text{ V}$; $R_L = 50 \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min. typ. max.	1,0 3,1	1,0 2,0 2,9	1,0 3,3	ns ns ns	50% to 50%
Transition times rise and fall	t_{TLH}/t_{THL}	min. typ. max.	1,1 3,6	1,1 2,0 3,3	1,1 3,7	ns ns ns	20% to 80%

For switching times test circuit and waveform see Family Specifications.

DUAL 3-INPUT/3-OUTPUT OR LINE DRIVER

The 10110 is a dual 3-input/3-output OR gate intended to drive up to three transmission lines simultaneously. This feature makes the device particularly useful in clock distribution applications. Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = V_{CC3} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}		-5,2 V
Operating ambient temperature range	T_{amb}		-30 to + 85 °C
Average propagation delay (all outputs loaded)	t_{PLH}	typ.	2,4 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	150 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see Package Outlines)

10110N: plastic 16-lead dual in-line (SOT-38).
 10110F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one gate).




Fig. 4 Logic function.

RATINGS see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	42	38	42	mA	
Input current LOW	I_{ILmin}	5*	0,5	0,5	0,3	μA	see "How to test section"
Input current HIGH	I_{IHmax}	5*	680	425	425	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	one input at V_{IHmax}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	one input at V_{ILmin}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	one input at V_{IHC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	one input at V_{ILC}

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min. typ. max.	1,4 3,5	1,4 2,4 3,5	1,5 3,8	ns ns ns	all outputs loaded 50% to 50%
Transition times rise and fall	t_{TLH}/t_{THL}	min. typ. max.	1,0 3,5	1,1 2,2 3,5	1,2 3,8	ns ns ns	all outputs loaded 20% to 80%

For switching times test circuit and waveform see Family Specifications.

DUAL 3-INPUT/3-OUTPUT NOR LINE DRIVER

The 10111 is a dual 3-input/3-output NOR gate intended to drive up to three transmission lines simultaneously. The ability to control three parallel lines makes this device particularly useful in clock distribution applications.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = V_{CC3} = 0 \text{ V}$ (ground);
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	°C
Average propagation delay (all outputs loaded)	t_{PLH}	typ.	2,4 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	150 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10111N: plastic 16-lead dual in-line (SOT-38).

10111F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one gate).




Fig. 4 Logic function.

$$Q_1 = Q_2 = Q_3 = \overline{G_1 + G_2 + G_3}$$

$$Q_4 = Q_5 = Q_6 = \overline{G_4 + G_5 + G_6}$$

Positive logic: HIGH state = 1
 LOW state = 0

RATINGS see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0$ V (ground); $V_{EE} = -5.2$ V

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	42	38	42	mA	
Input current LOW	I_{ILmin}	5*	0,5	0,5	0,3	μ A	see "How to test section"
Input current HIGH	I_{IHmax}	5*	680	425	425	μ A	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	one input at V_{ILmin}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	one input at V_{IHmax}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	one input at V_{ILC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	one input at V_{IHC}

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0$ V; $V_{EE} = -3.2$ V; $R_L = 50 \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	$t_{PLH}/$ t_{PHL}	min.	1,4	1,4	1,5	ns	all outputs loaded 50% to 50%
		typ.		2,4		ns	
		max.	3,5	3,5	3,8	ns	
Transition times rise and fall	$t_{TLH}/$ t_{THL}	min.	1,0	1,1	1,2	ns	all outputs loaded 20% to 80%
		typ.		2,2		ns	
		max.	3,5	3,5	3,8	ns	

For switching times test circuit and waveform see Family Specifications.

QUADRUPLE EXCLUSIVE-OR GATE

The 10113 is a quadruple EXCLUSIVE-OR gate with an enable input common to all gates. The enable is active in LOW state. A 4-bit comparison function ($A = B$) can be obtained by wire-ORing the four outputs together. Direct connection to busses is possible thanks to open emitter outputs.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground);
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	$^{\circ}\text{C}$
Average propagation delay	t_{PHL}	typ.	3,0 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	175 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10113N: plastic 16-lead dual in-line (SOT-38).

10113F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one gate).




Fig. 4 Logic function.

$$Q_1 = \overline{G_1 + G_2 + \bar{E}}$$

$$Q_2 = \overline{G_3 + G_4 + \bar{E}}$$

$$Q_3 = \overline{G_5 + G_6 + \bar{E}}$$

$$Q_4 = \overline{G_7 + G_8 + \bar{E}}$$

Positive logic: HIGH state = 1
 LOW state = 0

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

FUNCTION TABLE

G ₁	G ₂	\bar{E}	Q ₁
L	L	L	L
L	H	L	H
H	L	L	H
H	H	L	L
X	X	H	L

RATINGS see Family Specifications

D.C. CHARACTERISTICS
 $V_{CC} = 0 \text{ V (ground)}; V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	46	42	46	mA	see "How to test section"
Input current LOW	$I_{IL\min}$	4*	0,5	0,5	0,3	μA	
Input current HIGH	$I_{IH\max}$	4,7,10,13 5,6,11,12 9	425 350 870	265 220 545	265 220 545	μA μA μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	one input at $V_{IH\max}$ enable at $V_{IL\min}$
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	one output at $V_{IL\min}$ enable at $V_{IL\min}$
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	one input at V_{IHC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	one input at V_{ILC}

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega$ to ground

	symbol	pin under test	T _{amb} (°C)			unit	remark
			-30	+25	+85		
Rise propagation delay time	t _{PLH}	min.	1,1	1,3	1,3	ns	independent inputs
		max.	4,7	4,5	5,0	ns	
	t _{PLH}	min.	1,3	1,5	1,5	ns	enable input
		max.	5,2	5,0	5,5	ns	
Fall propagation delay time	t _{PHL}	min.	1,1	1,3	1,3	ns	independent inputs
		max.	4,7	4,5	5,0	ns	
	t _{PHL}	min.	1,3	1,5	1,5	ns	enable input
		max.	5,2	5,0	5,5	ns	
Rise time	t _{TLH}	min.	1,1	1,1	1,1	ns	between 20% and 80%
		max.	4,2	3,9	4,4	ns	
Fall time	t _{THL}	min.	1,1	1,1	1,1	ns	
		max.	4,2	3,9	4,4	ns	

For switching times test circuit and waveform see Family Specifications.

TRIPLE LINE RECEIVER

The 10114 is a triple line receiver with low impedance emitter follower complementary outputs. With translated emitter follower inputs and an active current source, it features a common mode rejection peak voltage of ± 1 V. Furthermore, the OR outputs keep a LOW logic level, whenever the inputs are left floating. Intended primarily to receive data from balanced twisted-pair lines, this device is also suitable for minicomputers, testing and instrumentation. It can also be used as a sense amplifier for MOS RAMs as a MOS-to-ECL interface circuit; as a high speed comparator and, having an internal reference supply voltage (V_{BB}), it can operate as a Schmitt trigger.




Fig. 1 Logic diagram




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0$ V (ground);
 $V_{EE} = -5,2$ V.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	30 to +85	$^{\circ}$ C
Average propagation delay	single-ended input	t_{PHL}	typ. 2,4 ns
	differential input	t_{PHL}	typ. 2,0 ns
Output voltage	HIGH state	V_{OH}	nom. -880 mV
	LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ.	145 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see Package Outlines)

10114N: plastic 16-lead dual in-line (SOT-38).

10114F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram (one gate).



With inputs G_2 , G_4 and G_6 connected to V_{BB} (pin 11)

$$Q_1 = G_1$$

$$Q_2 = \overline{G_1}$$

$$Q_3 = G_3$$

$$Q_4 = \overline{G_3}$$

$$Q_5 = G_5$$

$$Q_6 = \overline{G_5}$$

Positive logic:
 H = HIGH state (the more positive voltage) = 1
 L = LOW state (the less positive voltage) = 0

Fig. 4 Logic function.

RATINGS see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	39	35	39	mA	for pins 4,9,12 $V_I = V_{ILmin}$ for pins 5,10,13 $V_I = V_{BB}$
Input current	I_{IHmax}	4*	70	45	45	μA	$V_I = V_{IHmax}$ see Fig. 5
	I_{CBOmax}	4 *	1,5	1,0	1,0	μA	test one input at a time $V_I = V_{EE}$ see Fig. 5
Reference voltage	min V_{BB}	11	-1 420	-1 350	-1 295	mV	see General spec "HOW TO TEST"
	max V_{BB}	11	-1 280	-1 230	-1 150	mV	

*Individually test each input applying the above mentioned conditions.

TEST PARAMETERSTo meet V_{OH} and V_{OL} specifications $V_I = V_{IH}$ or V_{IHL} to one input of each gate under test and V_{ILH} or V_{ILL} respectively to the other input of each gate.

symbol	T_{amb} (°C)			unit	remarks
	-30	+25	+85		
V_{IH}	+ 110	+ 190	+ 300	mV	shifted +1 V
V_{IHmax}	- 890	- 810	- 700	mV	
V_{IHL}	-1 890	-1 810	-1 700	mV	shifted -1 V
V_{IHmin}	-1 205	-1 105	-1 035	mV	
V_{ILmax}	-1 500	-1 475	-1 440	mV	
V_{ILH}	- 890	- 850	- 825	mV	shifted +1 V
V_{ILmin}	-1 890	-1 850	-1 825	mV	
V_{ILL}	-2 890	-2 850	-2 825	mV	shifted -1 V

 V_{IH} = V_{IHmax} shifted positive one volt for CMR tests. V_{IHL} = V_{IHmax} shifted negative one volt for CMR tests. V_{ILH} = V_{ILmin} shifted positive one volt for CMR tests. V_{ILL} = V_{ILmin} shifted negative one volt for CMR tests.

(CMR: Common mode Rejection).




Fig. 5 Test circuit CMR test.

V_i = input under test.

V_{IL} input voltage shifted 1 Volt positive or negative.

	symbol	T_{amb} ($^{\circ}C$)			unit	conditions	
		-30	+25	+85			
Output voltage HIGH	V_{OH}	min.	-1 060	- 960	- 890	mV	V_i at V_{IHmax} , invert output (1) V_i at V_{ILmin} , direct output (1)
		typ.		- 880		mV	
		max.	- 890	- 810	- 700	mV	
Output voltage LOW	V_{OL}	min.	-1 890	-1 850	-1 825	mV	V_i at V_{ILmin} , invert output V_i at V_{IHmax} , direct output (1)
		typ.		-1 720		mV	
		max.	-1 675	-1 650	-1 615	mV	
Output threshold voltage HIGH	$V_{OHCmin.}$		-1 080	- 980	- 910	mV	V_i at V_{IHC} , invert output (1) V_i at V_{ILC} , direct output (1)
Output threshold voltage low	V_{OLCmax}		-1 655	-1 630	-1 595	mV	V_i at V_{ILC} , invert output (1) V_i at V_{IHC} , direct output (1)
Common mode rejection test	V_{OH}	min.	-1 060	- 960	- 890	mV	V_{IHH} input 4, V_{ILH} input 5 for output 2 V_{IHL} input 5, V_{ILL} input 4 for output 3
		max.	- 890	- 810	- 700	mV	
	V_{OL}	min.	-1 890	-1 850	-1 825	mV	
		max.	-1 675	-1 650	-1 615	mV	

(1): See Fig. 5.

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0 \text{ V}$; $V_{EE} = -3.2 \text{ V}$; $R_L = 50 \Omega$ to ground

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	remarks
			-30	+25	+85		
propagation delay times	t _{PLH} /t _{PHL}	min.	1,0	1,0	0,9	ns	for single-ended input testing one input of each gate must be tied to V _{BB} (pin 11)
		typ.		2,4		ns	
		max.	4,4	4,0	4,3	ns	
transition times rise and fall	t _{TLH} /t _{THL}	min.	1,5	1,5	1,5	ns	20% to 80%
			3,8	3,5	3,7	ns	
		max.					

QUADRUPLE LINE RECEIVER

The 10115 is a quadruple differential amplifier intended for use in sensing signals over long lines. The base bias supply makes the device useful in other applications where a stable reference voltage is necessary.

With translated emitter follower inputs and an active current source, it features a common mode rejection peak voltage of $\pm 1V$.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 V$ (ground);
 $V_{EE} = -5,2 V$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	$^{\circ}C$
Average propagation delay	tPLH	typ.	2,0 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	95 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see Package Outlines)

10115N: plastic 16-lead dual in-line (SOT-38).

10115F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram (one amplifier).



With inputs G_2, G_3, G_6, G_7 connected to V_{BB} .

$$Q_1 = \overline{G_1} \qquad Q_3 = \overline{G_5}$$

$$Q_2 = \overline{G_4} \qquad Q_4 = \overline{G_8}$$

Positive logic: HIGH state = 1
LOW state = 0

Fig. 4 Logic function.

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{CC} = 0\text{ V (ground)}$; $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	29	26	29	mA	pins 5,6,11,12 to V_{BB} pins 4,7,10,13 to $V_{IL\min}$
Input currents HIGH	$I_{IH\max}$	4*	150	95	95	μA	see Fig. 5 $V_I = V_{IH\max}$
	$I_{CBO\max}$	4*	1,5	1,0	1,0	μA	see Fig. 5 $V_I = V_{EE}$
Reference voltage	V_{BB} min	9	-1 420	-1 350	-1 295	mV	see General spec "HOW TO TEST"
	V_{BB} max	9	-1 280	-1 230	-1 150	mV	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	for each gate: (1) V_I at $V_{IL\min}$ other input at V_{BB}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	for each gate: (1) V_I at $V_{IH\max}$ other input at V_{BB}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	for each gate: (1) V_I at V_{ILC} other input at V_{BB}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	for each gate: (1) V_I at V_{IHC} other input at V_{BB}

(1): See Fig. 5.

For common mode rejection test, use the same test configuration and limits as 10114 (Fig. 5).

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under test	$T_{amb} \text{ (}^\circ\text{C)}$			unit	remarks
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,0	1,0	1,0	ns	for single-ended input testing one input of each gate must be tied to V_{BB} (pin 9)
		typ.		2,0		ns	
max.	3,1	2,9	3,3	ns			
Transition times rise and fall	t_{TLH}/t_{THL}	min.	1,1	1,1	1,1	ns	20% to 80%
		typ.		2,0		ns	
		max.	3,6	3,3	3,7	ns	

For switching times test circuit and waveform see Family Specifications.




Fig. 5 Test circuit CMR test.

V_i = input under test.

V_{IL} input voltage shifted 1 Volt positive or negative.

TRIPLE LINE RECEIVER

The 10116 is a triple line receiver with low impedance emitter follower complementary outputs. With translated emitter follower inputs and an active current source, it features a common mode rejection peak voltage of $\pm 1V$. Intended primarily to receive data from balanced twisted-pair lines, this device is also suitable for minicomputers, testing and instrumentation. It can also be used as a sense amplifier for MOS RAMs as a MOS-to-ECL interface circuit; as a high speed comparator and, having an internal reference supply voltage (V_{BB}), it can operate as a Schmitt trigger.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0V$ (ground);
 $V_{EE} = 5,2V$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	°C
Average propagation delay	single-ended input	t_{PLH}	typ. 2,4 ns
	differential input	t_{PLH}	typ. 2,0 ns
Output voltage	HIGH state	V_{OH}	nom. -880 mV
	LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ.	85 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10116N: plastic 16-lead dual in-line (SOT-38).

10116F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one amplifier).




Fig. 4 Logic function.

With inputs G_2 , G_4 and G_6 connected to V_{BB} (pin 11)

$$Q_1 = G_1$$

$$Q_2 = \overline{G_1}$$

$$Q_3 = G_3$$

$$Q_4 = \overline{G_3}$$

$$Q_5 = G_5$$

$$Q_6 = \overline{G_5}$$

Positive logic:

H = HIGH state (the more positive voltage) = 1

L = LOW state (the less positive voltage) = 0

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

 $V_{CC} = 0$ V (ground); $V_{EE} = -5.2$ V

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	23	21	23	mA	pins 5,10,13 $V_I = V_{BB}$ pins 4,9,12 $V_I = V_{ILmin}$
Input currents HIGH	I_{IHmax}	4*	150	95	95	μ A	see Fig. 5 $V_I = V_{EE}$
	I_{CBOmax}	4*	1.5	1.0	1.0	μ A	see Fig. 5 $V_I = V_{EE}$
Reference voltage	min V_{BB}	11	-1 420	-1 350	-1 295	mV	see General spec "HOW TO TEST"
	max	11	-1 280	-1 230	-1 150	mV	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min.	-1 060	- 960	- 890	mV	V_I at V_{IHmax} : (1) invert output V_I at V_{ILmin} direct output
		typ.		- 880		mV	
		max.	- 890	- 810	- 700	mV	
Output voltage LOW	V_{OL}	min.	-1 890	-1 850	-1 825	mV	V_I at V_{ILmin} : (1) invert output V_I at V_{IHmax} direct output
		typ.		-1 720		mV	
		max.	-1 675	-1 650	-1 615	mV	
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	V_I at V_{IHC} : (1) invert output V_I at V_{ILC} direct output
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	V_I at V_{ILC} : (1) invert output V_I at V_{IHC} direct output

(1): See Fig. 5.

For common mode rejection test, use the same test configuration and limits as 10114 (Fig. 5).

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega$ to ground

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	remarks
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,0	1,0	1,0	ns	for single-ended input testing one input of each gate must be tied to V_{BB} (pin 11)
		typ.		2,0		ns	
		max.	3,1	2,9	3,3	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	1,1	1,1	1,1	ns	20% to 80%
		typ.		2,0		ns	
		max.	3,6	3,3	3,7	ns	

For switching times test circuit and waveform see Family Specifications.




Fig. 5 Test circuit CMR test.

V_i = input under test.

V_{IL} input voltage shifted 1 Volt positive or negative.

DUAL OR-AND/OR-AND-INVERT GATE

The 10117 is a dual 2-wide 2-3 input OR-AND/OR-AND-INVERT gate designed for use in data control as a general purpose logic element.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground);
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	°C
Average propagation delay	t_{PLH}	typ.	2,3 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	100 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines).

10117N: plastic 16-lead dual in-line (SOT-38).

10117F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram.




Fig. 4 Logic function.

$$Q_1 = (G_1 + G_2) \cdot (G_3 + G_4 + G_5)$$

$$Q_2 = (G_1 + G_2) \cdot (G_3 + G_4 + G_5)$$

$$Q_3 = (G_8 + G_9) \cdot (G_5 + G_6 + G_7)$$

$$Q_4 = (G_8 + G_9) \cdot (G_5 + G_6 + G_7)$$

Positive logic: HIGH state = 1
 LOW state = 0

RATINGS see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V (ground)}; V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	29	26	26	mA	
Input current LOW	$I_{IL\min}$	4*	0,5	0,5	0,3	μA	see "HOW TO TEST SECTION"
Input current HIGH	$I_{IH\max}$	4,5,12,13	390	245	245	μA	
		6,7,10,11	425	265	265	μA	
		9	560	350	350	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	$V_{IH\max}$ or $V_{IL\min}$
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	$V_{IL\min}$ or $V_{IH\max}$
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	V_{IHC} or V_{ILC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	V_{ILC} or V_{IHC}

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega$ to ground

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	remarks
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,4	1,4	1,4	ns	50% to 50%
		typ.		2,3		ns	
		max.	3,9	2,4	3,8	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	0,9	1,1	1,1	ns	20% to 80%
		typ.		2,2		ns	
		max.	4,1	4,0	4,6	ns	

In order to enable the output, at least one input of the other gates wire-or'd to the gate under test must be high.

For switching times test circuit and waveform see Family Specifications.

DUAL OR-AND GATE

The 10118 is a dual 2-wide 3-input OR-AND gate designed for use in data control as a general purpose logic element. Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	°C
Average propagation delay	t_{PLH}	typ.	2,3 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	100 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines).

10118N: plastic 16-lead dual in-line (SOT-38).

10118F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one gate).




Fig. 4 Logic function.

$$Q_1 = (G_1 + G_2 + G_3) \cdot (G_4 + G_5 + G_6)$$

$$Q_2 = (G_6 + G_7 + G_8) \cdot (G_9 + G_{10} + G_{11})$$

Positive logic: HIGH state = 1
 LOW state = 0

RATINGS see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} ($^{\circ}\text{C}$)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	29	26	29	mA	
Input current LOW	I_{ILmin}	3*	0,5	0,5	0,3	μA	see "How to test Section"
Input current HIGH	I_{IHmax}	3,4,5,12,13,14	390	245	245	μA	
		6,7,10,11	425	265	265	μA	
		9	560	350	350	μA	

* Individually test each input applying the above mentioned conditions

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	-- 960 - 880 - 810	-- 890 - 700	mV mV mV	inputs at V_{IHmax}
Output voltage LOW	V_{OL}	min. typ. max.	-2 000 -1 675	-1 990 -1 900 -1 650	-1 920 -1 615	mV mV mV	inputs at V_{ILmin}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	inputs at V_{IHC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	inputs at V_{ILC}

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0 \text{ V}$; $V_{EE} = -3.2 \text{ V}$; $R_L = 50 \Omega$ to ground

	symbol	pin under test	T_{amb} ($^{\circ}\text{C}$)			unit	conditions
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,4	1,4	1,4	ns	50% to 50%
		typ.		2,3		ns	
		max.	3,9	3,4	3,8	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	0,8	1,1	1,1	ns	20% to 80%
		typ.		2,5		ns	
		max.	4,1	4,0	4,6	ns	

In order to enable the output, at least one input of the other gates wire-or'd to the gate under test must be high.

For switching times test circuit and waveform see Family Specifications.

OR-AND GATE

The 10119 is a 4-wide 4-3-3-input OR-AND gate designed for use in data control as a general purpose logic element.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground);
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	°C
Average propagation delay	t_{PLH}	typ.	2,3 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	100 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10119N: plastic 16-lead dual in-line (SOT-38).

10119F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram.




Fig. 4 Logic function.

$$Q = (G_1 + G_2 + G_3 + G_4) \cdot (G_5 + G_6 + G_7) \cdot (G_7 + G_8 + G_9) \cdot (G_{10} + G_{11} + G_{12}).$$

Positive logic: HIGH state = 1
 LOW state = 0

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

 $V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	29	26	29	mA	
Input current LOW	I_{ILmin}	3*	0,5	0,5	0,3	μA	see "How to test Section"
Input current HIGH	I_{IHmax}	3,4,5,12,13,14	390	245	245	μA	
		6,7,10,11	425	265	265	μA	
		9	560	350	350	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	inputs at V_{IHmax}
Output voltage LOW	V_{OL}	min. typ. max.	-2 000 -1 675	-1 990 -1 900 -1 650	-1 920 -1 615	mV mV mV	inputs at V_{ILmin}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	inputs at V_{IHC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	inputs at V_{ILC}

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,4	1,4	1,4	ns	50% to 50%
		typ.		2,3		ns	
		max.	3,9	3,4	3,8	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	0,8	1,1	1,1	ns	20% to 80%
		typ.		2,5		ns	
		max.	4,1	4,0	4,6	ns	

In order to enable the output, at least one input of the other gates wire-or'd to the gate under test must be high.

For switching times test circuit and waveform see Family Specifications.

4-WIDE OR-AND/OR-AND-INVERT GATE

The 10121 is a 4-wide OR-AND/OR-AND-INVERT gate designed for use in data control as a general purpose logic element. Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 2,3 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	100 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see Package Outlines)

10121N: plastic 16-lead dual in-line (SOT-38).

10121F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram.



$$Q_1 = \overline{G_1 + G_2 + G_3 + G_4 + G_5 + G_6 + G_6 + G_7 + G_8 + G_9 + G_{10} + G_{11}}$$

$$Q_2 = \overline{Q_1}$$

positive logic: HIGH state = 1
LOW state = 0

Fig. 4 Logic function.

RATINGS see Family Specifications

D.C. CHARACTERISTICS $V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	29	26	29	mA	
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,3	μA	See "How to test Section"
Input current	I_{IHmax}	10	495	310	310	μA	
		other inputs	390	245	245	μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 880 - 780	- 960 - 880 - 700	- 890 - 880 - 590	mV mV mV	V_{ILmin} on inputs for invert output V_{IHmax} on inputs for direct output
Output voltage LOW	V_{OL}	min. typ. max.	-2 000 -1 720 -1 675	-1 990 -1 720 -1 650	-1 920 -1 920 -1 615	mV mV mV	V_{ILmin} on inputs for direct output V_{IHmax} on inputs for invert output
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	V_{ILC} on inputs for invert output V_{IHC} on inputs for direct output
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	V_{ILC} on inputs for direct output V_{IHC} on inputs for invert output

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min. typ. max.	1,4 1,4 3,9	1,4 2,3 3,4	1,4 1,4 3,8	ns ns ns	50% to 50%
Transition times rise and fall	t_{TLH}/t_{THL}	min. typ. max.	0,9 1,1 4,1	1,1 2,5 4,0	1,1 1,1 4,6	ns ns ns	20% to 80%

In order to enable the output, at least one input of the gates wire-or'd to the gate under test must be high.

For switching times test circuit and waveform see Family Specifications.

TRIPLE NOR GATE

The 10123 consists of three NOR gates for use as a driver. It can drive a bus with a characteristic Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0V$ (ground);
 $V_{EE} = -5,2 V$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature	T_{amb}	-30 to +85 °C
Average propagation delay	t_{pLH}/t_{pHL}	typ. 3,0 ns
Power consumption per package (no load)	P_D	typ. 310 mW

FAMILY DATA } see Family Specifications.
RATINGS }

PACKAGE OUTLINES (see Package Outlines)

10123N: plastic 16-lead dual in-line (SOT-38).

10123F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram (one gate shown).



$$Q_1 = \overline{G_1 + G_2 + G_3 + G_4}$$

$$Q_2 = \overline{G_5 + G_6 + G_7}$$

$$Q_3 = \overline{G_8 + G_9 + G_{10}}$$

positive logic: HIGH state = 1
 (the more positive voltage)
 LOW state = 0
 (the more negative voltage)

Fig. 4 Logic functions.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} ($^{\circ}\text{C}$)			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	82	75	92	mA	See "How to test Section"
Input current LOW	$I_{IL\min}$	4*	0,5	0,5	0,3	μA	
Input current HIGH	$I_{IH\max}$	4*	350	220	220	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min.	-1 060	- 960	- 890	mV	$R_L = 25 \Omega$ to -2 V
		max.	- 890	- 810	- 700	mV	
Output voltage LOW	V_{OL}	min.	-2 100	-2 100	-2 100	mV	$R_L = 25 \Omega$ to -2.1 V
		max.	-2 030	-2 030	-2 030	mV	
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	$R_L = 25 \Omega$ to -2 V
Output threshold voltage LOW	V_{OLC}	max.	-2 010	-2 010	-2 010	mV	$R_L = 25 \Omega$ to -2.1 V

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0 \text{ V}$; $V_{EE} = -3.2 \text{ V}$; $R_L = 50 \Omega$ to ground

	symbol	pin under test	T_{amb} ($^{\circ}\text{C}$)			unit	remarks
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min	1,2	1,2	1,2	ns	50% to 50%
		typ.		3,0		ns	
		max.	4,6	4,4	4,8	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	1,1	1,1	1,1	ns	20% to 80%
		max.	3,7	3,5	3,9	ns	

For switching times test circuit and waveform see Family Specifications.

TTL-TO-ECL TRANSLATOR

The 10124 is a quadruple TTL-to-ECL translator with individual and common TTL-compatible inputs on each gate. When the common input is in the LOW state, all ECL direct outputs are in a LOW state and inverting outputs in a HIGH state.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = 0 \text{ V}$ (ground);
 $V_{CC3} = +5 \text{ V}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltages	V_{EE}	-5,2 V
	V_{CC}	+5,0 V
	V_{CCmax}	+7,0 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 3,5 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 380 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10124N: plastic 16-lead dual in-line (SOT-38).

10124F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram.



$$Q_1 = \overline{G_1 \cdot G_2}$$

$$Q_2 = G_1 \cdot G_2$$

$$Q_3 = \overline{G_2 \cdot G_3}$$

$$Q_4 = G_2 \cdot G_3$$

$$Q_5 = \overline{G_3 \cdot G_4}$$

$$Q_6 = G_3 \cdot G_4$$

$$Q_7 = \overline{G_4 \cdot G_1}$$

$$Q_8 = G_4 \cdot G_1$$

Positive logic

H = HIGH state (the more positive voltage) = 1

L = LOW state (the less positive voltage) = 0.

Fig. 4 Logic function.

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

 $V_{CC1} = \text{ground}; V_{CC3} = +5.0 \text{ V}; V_{EE} = -5.2 \text{ V}$

	symbol	$T_{\text{amb}} (^{\circ}\text{C})$			unit	conditions
		-30	+25	+85		
Input voltage HIGH max	$V_{IH\text{max}}$	4,0	4,0	4,0	V	
Input voltage HIGH min	$V_{IH\text{min}}$	2,0	1,8	1,8	V	
Input voltage LOW min	$V_{IL\text{min}}$	0,4	0,4	0,4	V	
Input voltage LOW max	$V_{IL\text{max}}$	1,1	1,1	0,8	V	
Reverse voltage	V_R	2,4	2,4	2,4	V	
	V_{RH}	4,0	4,0	4,0	V	
Supply current	$I_{EE\text{max}}$	72	66	72	mA	$V_I = V_{RH}$ (all inputs)
	$I_{CCH\text{max}}$	16	16	18	mA	
	$I_{CCL\text{max}}$	25	25	25	mA	
Reverse current Strobe input	I_{SR}	200	200	200	μA	$V_I = V_R$ (strobe) $V_{IL\text{min}}$ single inputs
single inputs	I_{IR}	50	50	50	μA	$V_I = V_{IL\text{min}}$ (strobe) V_R (P.U.T.)
Forward current strobe input	I_{SF}	-12.8	-12.8	-12.8	mA	$V_I = V_{IL\text{min}}$ (strobe) V_R (single inputs)
single inputs	I_{IF}	- 3.2	- 3.2	- 3.2	mA	$V_I = V_R$ (strobe) $V_{IL\text{min}}$ (P.U.T.)
Input breakdown voltage	$V_{I(\text{BR})\text{min}}$	5,5	5,5	5,5	V	I_I strobe = 1 mA $V_I = V_{IL\text{min}}$ while testing single inputs
Input clamping voltage	$V_{I(\text{CL})\text{max}}$	- 1,5	- 1,5	- 1,5	V	test one input at a time. $I_I = -10 \text{ mA}$
I_5, I_7, I_{10}, I_{11}						
I_6	$V_{I(\text{CL})\text{max}}$	- 1,5	- 1,5	- 1,5	V	$I_I = -20 \text{ mA}$

	symbol	pin under test	T _{amb} (°C)			unit	conditions
			-30	+25	+85		
Output voltage HIGH	V _{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	-890 - 700	mV mV mV	For outputs 1,2,14,15: pins 5,6,7,10,11 at V _{IHmax} For outputs 3,4,12,13: pins 5,6,7,10,11 at V _{ILmin}
Output voltage LOW	V _{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	For outputs 1,2,14,15: pins 5,6,7,10,11 at V _{ILmin} For outputs 1,2,14,15: pins 5,6,7,10,11 at V _{IHmax}
Output threshold voltage HIGH	V _{OHc}	min.	-1 080	- 980	- 910	mV	For outputs 1,2,14,15: one input at V _{IHC} (1); other inputs at V _{IH} For outputs 3,4,12,13: one input at V _{ILc} ; other inputs at V _{IH} (1)
Output threshold voltage LOW	V _{OLc}	max.	-1 655	-1 630	-1 595	mV	For outputs 1,2,14,15: one input at V _{ILc} (1); other inputs at V _{IHmax} For outputs 3,4,12,13: one input at V _{IHC} ; other inputs at V _{IHmax}

V_{CC} must be applied before V_{EE} or simultaneously.

(1): per translator.

A.C. CHARACTERISTICS

V_{CC1} = 2.0 V; V_{CC3} = 7.0 V; V_{EE} = 3.2 V; R_L = 50 Ω to ground

	symbol	pin under test	T _{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	t _{PLH} / t _{PHL}	min.	1,0	1,0	1,0	ns	V _I (+1.5 V) to V _O (50%)
		typ.	6,8	3,5	6,8	ns	
		max.	6,8	6,0	6,8	ns	
Transition times rise and fall	t _{TLH} / t _{THL}	min	1,0	1,1	1,1	ns	20% to 80%
		max.	4,2	3,9	4,3	ns	




Fig. 5 Switching times test circuit.

Input pulse: $t_{TLH} = t_{THL} = 5,5 \text{ ns}$ (10 to 90%)




Fig. 6 Switching times waveforms. Input voltage at 50% 1,5 V.

ECL-to-TTL TRANSLATOR

The 10125 is a quadruple ECL-to-TTL translator for interfacing data between two different logic systems. It provides also a separate reference voltage (V_{BB}) to be used in case of single ended input biasing. Input and output levels are respectively ECL 10 000 and TTL Schottky.

With translated emitter follower inputs and an active current source, it features a common mode rejection peak voltage of $\pm 1V$.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = 0 V$ (ground);

$V_{CC3} = +5 V$;

$V_{EE} = -5,2 V$.

QUICK REFERENCE DATA

Supply voltages	V_{EE}	-5,2 V
	V_{CC2}	+5,0 V
	V_{CCmax}	+7,0 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 4,5 ns
Output voltage		
HIGH state	V_{OH}	nom. 3,5 V
LOW state	V_{OL}	nom. 0,3 V
Power consumption per package (no load)	P_D	typ. 380 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10125N: plastic 16-lead dual in-line (SOT-38).

10125F: ceramic 16-lead dual in-line (SOT-74).

D.C. CHARACTERISTICS

 $V_{CC1} = 0\text{ V (ground)}; V_{EE} = -5.2\text{ V}; V_{CC3} = +5\text{ V}$

	symbol	Tamb (°C)			unit	conditions
		-30	+25	+85		
Supply current	I_{CCHmax}	52	52	52	mA	For pins 3,7,11,15 $V_I = V_{BB}$ For pins 2,6,10,14 $V_I = V_{IHmax}$
	I_{CCLmax}	39	39	39	mA	For pins 3,7,11,15 $V_I = V_{BB}$ For pins 2,6,10,14 $V_I = V_{ILmin}$
Supply current	I_{EEmax}	44	40	44	mA	For pins 3,7,11,15 $V_I = V_{BB}$ For pins 2,6,10,14 $V_I = V_{ILmin}$
Input current	I_{IHmax}	180	115	115	μA	$V_{I1} = V_{IHmax}$ $V_{I2} = V_{IHA}$ (Fig. 4)
	I_{CBOmax}	1,5	1,0	1,0	μA	$V_{I1} = V_{EE}$ $V_{I2} = V_{EE}$ (Fig. 4)
Short-circuit output current	I_{OS} min max	40	40	40	mA	For pins 3,7,11,15 $V_I = V_{BB}$
		100	100	100	mA	For pins 2,6,10,14 $V_I = V_{ILmin}$ Connect outputs to ground, one at a time
Output voltage HIGH min	V_{OHmin}	2,5	2,5	2,5	V	Pins 2,6,10,14 $V_I = V_{ILmin}$ (1) Pins 3,7,11,15 $V_I = V_{IHmax}$
		0,5	0,5	0,5	V	Pins 2,6,10,14 $V_I = V_{IHmax}$ (2) Pins 3,7,11,15 $V_I = V_{ILmin}$
Threshold voltage HIGH	V_{OHc}	2,5	2,5	2,5	V	Pins 2,6,10,14 $V_I = V_{ILmax}$ (one input at a time) (1) Pins 3,7,11,15 $V_I = V_{BB}$
Threshold voltage LOW	V_{OLc}	0,5	0,5	0,5	V	Pins 2, 6, 10, 14 $V_I = V_{IHmin}$ (2) (one input at a time) Pins 3, 7, 11, 15 $V_I = V_{BB}$
Indeterminate input protection	$V_{OLS1max}$	0,5	0,5	0,5	V	All inputs at V_{EE} Test one gate at a time (2)
	$V_{OLS2max}$	0,5	0,5	0,5	V	All inputs open (2)


	symbol	T _{amb} (°C)			unit	conditions
		-30	+25	+85		
Reference voltage	V _{BB} min	-1 280	-1 230	-1 150	mV	See general specification "How we test"
	V _{BB} max	-1 420	-1 350	-1 295	mV	
Common mode rejection tests	V _{OH} min	2,5	2,5	2,5	V	V _I = V _{IHH} or V _{IHL} to one input of each gate under test (1) and V _I = V _{ILH} or V _{ILL} respectively to the other input of each gate (2)
	V _{OL} max	0,5	0,5	0,5	V	

(1) : Output current is -2.0 mA

(2) : Output current is +20.0 mA

A.C. CHARACTERISTICSV_{CC1} = 0 (ground); V_{EE} = -5,2 V; V_{CC3} = 5,0 V

	symbol	pin under test	T _{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation delay times	t _{PLH} /t _{PHL}	min.	1,0	1,0	1,0	ns	V _i 50% to V _O = 1.5 V for single-ended input testing, one input from each gate must be tied to V _{BB} (pin 1)
		typ.		4,5		ns	
max.	6,0	6,0	6,0	ns			
Transition times rise and fall	t _{TLH} /t _{THL}	max.	3,3	3,3	3,3	ns	



$$\begin{aligned} Q_1 &= G_1 \\ Q_2 &= G_2 \\ Q_3 &= G_3 \\ Q_4 &= G_4 \end{aligned}$$

Positive logic

H = HIGH state (the more positive voltage) = 1

L = LOW state (the less positive voltage) = 0

Fig. 3 Logic function.

TEST PARAMETERS

To meet V_{OH} and V_{OL} specifications $V_i = V_{IH}$ or V_{IL} to one input of each gate under test and V_{ILH} or V_{ILL} respectively to the other input of each gate.

symbol	T_{amb} (°C)			unit	conditions
	-30	+25	+85		
V_{IH}	+ 110	+ 190	+ 300	mV	shifted +1 V
V_{IHmax}	- 890	- 810	- 700	mV	
V_{IHL}	-1 890	-1 810	-1 700	mV	
V_{IHmin}	-1 205	-1 105	-1 035	mV	shifted -1 V
V_{ILmax}	-1 500	-1 475	-1 440	mV	
V_{ILH}	- 890	- 850	- 825	mV	shifted +1 V
V_{ILmin}	-1 890	-1 850	-1 825	mV	
V_{ILL}	-2 890	-2 850	-2 825	mV	shifted -1 V

V_{IH} = V_{IHmax} shifted positive one volt for CMR tests. (*)

V_{IHL} = V_{IHmax} shifted negative one volt for CMR tests. (*)

V_{ILH} = V_{ILmin} shifted positive one volt for CMR tests. (*)

V_{ILL} = V_{ILmin} shifted negative one volt for CMR tests. (*)

(*): CMR = Common Mode Rejection.




Fig. 4. Input current test circuit.
 for I_{IH} $V_{i1} = V_{i2} = V_{IH}$ max.
 for I_{CBO} $V_{i1} = V_{i2} = V_{EE}$




Fig. 5 Switching times test circuit

(1) including jig and stray capacitance

Input pulse: $t_{THL} = t_{TLH} = 2$ ns (20 to 80%)

One input from each gate must be tied to V_{BB} (Sin 1) during testing.

QUADRUPLE TTL/IBM BUS RECEIVER/LATCH

The 10129, is intended to allow interfacing of 10K family types with other logic devices or systems. All inputs, data, clock reset and strobe, are compatible with 10K family logic levels whereas data inputs accept TTL logic levels and levels compatible with IBM-type busses. The information received from the bus is stored temporarily in latch storage elements.

The strobe input is useful to provide accurate synchronization of signals and/or connection to 10K family type level busses. When the clock is LOW, the reset input is disabled and the inputs will follow the data inputs. The latches are capable of storing the data on the rising edge of the clock. Unused data inputs must be tied to V_{CC2} or ground. On the other hand, clock, strobe and reset inputs must be tied to V_{IL} or V_{EE} if unused.

The outputs are enabled when the strobe input is HIGH. Two modes of operation are provided. In the first mode, obtained by tying the hysteresis control input to V_{EE} , the input threshold points of the D inputs are fixed. In the second mode this hysteresis control input is connected to ground which gives an hysteresis input effect (see test table) useful for increasing the D input noise margin.




Fig. 1 Pin designation.

QUICK REFERENCE DATA

Supply voltages	V_{EE}	-5,2 V
	V_{CC3}	+5,0 V
	V_{CCmax}	+7,0 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 10 ns
Output voltage HIGH state	V_{OH}	nom. -880 mV
Output voltage LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 750 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see Package Outlines)

10129N: plastic 16-lead dual in-line (SOT-38).

10129F: ceramic 16-lead dual in-line (SOT-74).




Fig. 2 Logic diagram.

- D₀ to D₃ data inputs
- H hysteresis control
- C clock input
- R reset
- S_t strobe input
- Q₀ to Q₃ outputs

D _n	inputs			output Q _{n+1}
	C	S _t	R	
X	X	L	X	L
X	H	X	H	L
L	L	H	X	L
X	H	H	L	Q _n
H	L	H	X	H




Fig. 3 Function table (one latch).

Positive logic:

- H = HIGH state (the more positive voltage) = 1
- L = LOW state (the less positive voltage) = 0
- X = state is immaterial

RATINGS see Family Specifications

TEST PARAMETERS

TTL Input levels

symbol	T _{amb} (°C)			unit
	-30	+25	+85	
V _{IHA}	3,000	3,000	3,000	V
V _{IHB}	2,000	2,000	2,000	V
V _{ILA}	0,800	0,800	0,800	V
V _{ILB}	0,400	0,400	0,400	V

IBM Input levels

symbol	T _{amb} (°C)			unit
	-30	+25	+85	
V _{IHA}	3,11	3,110	3,11	V
V _{IHB}		1,700		V
V _{ILA}		1,100		V
V _{ILB}	0,15	0,150	0,15	V

Hysteresis mode threshold voltages

symbol	T _{amb} (°C)			unit	remarks
	-30	+25	+85		
V _{IHA} "	2,900	2,600	2,300	V	L → H
V _{ILA} "	2,000	1,700	1,400	V	
V _{IHA} "'	2,200	1,900	1,600	V	H → L
V _{ILA} "'	1,300	1,000	0,700	V	

V_{IHA}"', V_{ILA}"', V_{IHA}" and V_{ILA}" are logic "1" and "0" threshold voltages in the hysteresis mode as shown in Fig. 4.




Fig. 4 Hysteresis mode threshold voltage.

ECL Input levels

symbol	T _{amb} (°C)			unit
	-35	+25	+85	
V _{IHmax}	- 890	- 810	- 700	mV
V _{IHmin}	-1 205	-1 105	-1 035	mV
V _{ILmax}	-1 500	-1 475	-1 440	mV
V _{ILmin}	-1 890	-1 850	-1 825	mV




Fig. 5 Transfer characteristics.






Fig. 6 Switching time test circuit

Switching times waveforms



inputs		
C	R	S_t
L	L	H

Fig. 7 Data to output waveforms.



inputs		
D	C	R
H	L	L

Fig. 8 Strobe to output waveforms.

D.C. CHARACTERISTICS

V_{CC1} = (ground); V_{EE} = -5.2 V; V_{CC3} = +5 V

	symbol	T _{amb} (°C)			unit	conditions
		-30	+25	+85		
Supply current negative	I _{EE} max	167	152	167	mA	Pin 5 to ground (*) Pin 5 to V _{EE} (*)
		189	172	189		
Supply current positive	I _{CC} max	8	8	8	mA	Pin 5 to V _{EE} V _{IL} to all data inputs
Input current data (Pins 4,6,7,13)	I _{CBO} max	1,5	1,0	1,0	μA	Pin 5 to V _{EE} V _{IL} to data inputs one at a time. Other inputs open
Data (Pins 4,6,7,13)	I _{IH} max	150	95	95	μA	
Reset (Pin 10)		720	450	450	μA	
Clock (Pin 11)		390	245	245	μA	Pin 5 to V _{EE}
Strobe (Pin 12)		390	245	245	μA	
Input current LOW (Pins 10,11,12)	I _{IL} min	0,5	0,5	0,3	μA	Pin 5 to ground

(*): Pin 11 to V_{IH}; all other inputs to V_{IL}.




Fig. 9 Reset to output waveforms.

TEST VOLTAGE TABLE

Operation and limits shown also apply for VCC = +6.0 V

level		symbol		pin		VOLTAGE VALUES FOR TEST (Volts)												VCC		VEE		GND					
						-30°C			+25°C			+85°C			TTL input levels (1)									hysteresis mode			
						min.	max.	unit	min.	max.	unit	min.	max.	unit	V _{IHmax}	V _{ILmin}	V _{IHmin}							V _{ILmax}	V _{IHA}	V _{ILB}	V _{IHB}
Temperature		-30°C			+25°C			+85°C																			
Test limits		-30°C			+25°C			+85°C																			
output voltage HIGH	V _{OH}	2	-1,060	-3,80	-9,60	-3,10	-8,90	-0,700	V	pin 12	10,11				4									9	5,8	1,16	
		3	-1,060	-3,80	-9,60	-8,10	-8,90	-0,700	V	pin 12	10,11				6									9	5,8	1,16	
		3	-1,060	-3,80	-9,60	-8,10	-8,90	-0,700	V	pin 12	10,11				6									9	8	1,5,16	
output voltage LOW	V _{OL}	2	-1,890	-1,675	-1,850	-1,650	-1,825	-1,615	V	pin 12	10,11				4									9	5,8	1,16	
		3	-1,890	-1,675	-1,850	-1,650	-1,825	-1,615	V	pin 12	10,11				6									9	5,8	1,16	
		3	-1,890	-1,675	-1,850	-1,650	-1,825	-1,615	V	pin 12	10,11				6									9	8	1,5,16	
output threshold voltage HIGH	V _{OHC}	2	-1,060	-0,980	-0,980	-0,910	-0,980		V	11,12	10,11				4									9	5,8	1,16 (2)	
		2	-1,060	-0,980	-0,980	-0,910	-0,980		V		10,11				4									9	5,8	1,16	
		2	-1,060	-0,980	-0,980	-0,910	-0,980		V	10,11	11				4									9	5,8	1,16	
		2	-1,060	-0,980	-0,980	-0,910	-0,980		V	pin 12	10,11				4									9	5,8	1,16	
		2	-1,060	-0,980	-0,980	-0,910	-0,980		V	pin 12	10,11				4									9	8	1,5,16 (3)	
output threshold voltage LOW	V _{OLC}	2	-1,655	-1,630	-1,630	-1,630	-1,695		V	11,12	10,11				4									9	5,8	1,16 (2)	
		2	-1,655	-1,630	-1,630	-1,630	-1,695		V		10,11				4									9	5,8	1,16 (2)	
		2	-1,655	-1,630	-1,630	-1,630	-1,695		V	10,11	11				4									9	5,8	1,16	
		2	-1,655	-1,630	-1,630	-1,630	-1,695		V	pin 12	10,11				4									9	8	1,5,16 (3)	
		2	-1,655	-1,630	-1,630	-1,630	-1,695		V	pin 12	10,11				4									9	8	1,5,16 (4)	

Applied to pins below:


- (1): For test, either IBM or TTL input levels can be chosen;
- (2): Output latched for logic high state prior to test;
- (3): Input level on data taken from +0,4 V up to voltage level given;
- (4): Input level on data taken from +0,4 V down to voltage level given.

A.C. CHARACTERISTICS

V_{CC1} = (ground) = +2.0 V; V_{CC3} = +7.0 V; V_{EE} = -3.2 V

	symbol	pin under	T _{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation delay time							
D → Q	t _{PLH}	min.	3,7	3,7	3,7	ns	input 3.5 V to 50% output (see Fig. 7)
	t _{PHL}	max.	15,0	15,0	40,0	ns	
C → Q	t _{PLH}	min.	2,7	2,7	2,7	ns	50% to 50% (see Fig. 9)
	t _{PHL}	max.	11,0	9,0	11,0	ns	
S _t → Q	t _{PLH}	min.	1,6	1,6	1,6	ns	50% to 50% (see Fig. 8)
	t _{PHL}	max.	8,0	7,0	8,0	ns	
R → Q	t _{PHL}	min.	2,0	2,0	2,0	ns	50% to 50% (see Fig. 9)
		max.	8,0	6,5	8,0	ns	
Rise time	t _{TLH}	min.	1,5	1,5	1,5	ns	between 20% and 80%
		max.	5,0	4,3	5,0	ns	
Fall time	t _{THL}	min.	1,5	1,5	1,5	ns	
	t _{THL}	max.	5,0	4,3	5,0	ns	
Set-up time							
D → C	t _s	min.	27	20	27	ns	between 50% (see Fig. 11)
Hold time							
D → C	t _h	min.	0	-2	-2	ns	
Hysteresis mode							
Rise propagation delay time							
D → Q	t _{PLH}	min.	6,6	6,7	6,6	ns	input 3.5 V to 50% output (see Fig. 7)
		max.	30,0	25,0	30,0	ns	
Fall propagation delay time							
D → Q	t _{PHL}	min.	3,7	3,7	3,7	ns	input 3.5 V to 50% output (see Fig. 7)
		max.	17,0	15,0	40,0	ns	
Set-up time	t _s	min.	30,0	25,0	30,0	ns	between 50%
Hold time	t _h	min.	0	-2,0	-2,0	ns	(see Fig. 11)


Switching times waveforms



7Z74695.1

inputs	
R	S_t
L	H

Fig. 10 Clock to output waveforms.



7Z74696.1

Fig. 11 Set-up and hold times waveforms.

DUAL D-TYPE LATCH

The 10130 is a clocked dual D-type latch. Each element can be clocked separately by holding the common clock in the LOW state and using the clock enable inputs for the clocking function. The outputs are latched when the level of the clock is high. All unused inputs must be tied to V_{IL} or V_{EE} .




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground);
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	$^{\circ}\text{C}$
Average propagation delay	t_{PHL}	typ.	2,0 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	110 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10130N: plastic 16-lead dual in-line (SOT-38).

10130F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one latch).




Fig. 4 Logic function.

RATINGS see Family Specifications.




Fig. 5 Switching times waveforms. For input signals $t_{TLH} = t_{TLL} = 2,0$ ns (between 20% and 80%); $V_{IH} = +1,1$ V; $V_{IL} = +0,3$ V.

D.C. CHARACTERISTICS

 $V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE_{max}}$	8	38	35	38	mA	see "How to test section"
Input current LOW	$I_{IL_{min}}$	4*	0,5	0,5	0,3	μA	
Input current HIGH	$I_{IH_{max}}$	6,11	350	220	220	μA	
		9 other inputs	425	265	265	μA	
			455	285	285	μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	S at $V_{IH_{max}}$ R at $V_{IL_{min}}$ or D at $V_{IH_{max}}$ C, \overline{CE} at $V_{IL_{min}}$
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	R at $V_{IH_{max}}$ S at $V_{IL_{min}}$ or D at $V_{IL_{min}}$ C, \overline{CE} at $V_{IL_{min}}$
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	S at V_{IHC} or D at V_{IHC} C, \overline{CE} at V_{ILC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	R at V_{IHC} or D at V_{ILC} C, \overline{CE} at V_{ILC}

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under	$T_{amb} \text{ (}^\circ\text{C)}$			unit	remarks
			-30	+25	+85		
Rise and fall propagation delay times	t_{PLH}/t_{PHL}						
D → Q		min.	1,0	1,0	1,0	ns	see Waveforms Fig. 5
		max.	3,6	3,5	3,8	ns	
R → Q		min.	1,0	1,0	1,0	ns	
		max.	3,6	3,5	3,9	ns	
S → Q		min.	1,0	1,0	1,0	ns	
		max.	3,6	3,5	3,9	ns	
C → Q		min.	1,0	1,0	1,0	ns	
		max.	4,3	4,0	4,1	ns	
Rise and fall transition times	t_{TLH}/t_{THL}						
		min.	1,0	1,1	1,1	ns	between 20% and 80%
		max.	3,6	3,5	3,8	ns	
Set-up time							
D → C	t_s	min.	2,5	2,5	2,5	ns	
Hold time							
D → C	t_h	min.	1,5	1,5	1,5	ns	

DUAL D-TYPE MASTER-SLAVE FLIP-FLOP

The 10131 is a dual master-slave D-type flip-flop. Each flip-flop can be clocked separately by holding the common clock in the LOW state and using the clock enable inputs for the clocking function. The output states of the flip-flops change when the level of the clock is high. All unused inputs must be tied LOW to V_{IL} or V_{EE} .




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0$ V (ground);
 $V_{EE} = -5,2$ V.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	°C
Clock frequency	f_C	typ.	160 MHz
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	230 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10131N: plastic 16-lead dual in-line (SOT-38).

10131F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram.



Synchronous operation

D_n	C	$\overline{C}E^*$	Q_{n+1}^{**}
L	L	L	Q_n
L	L	H	Q_n
L	H	L	L
L	H	H	Q_n
H	L	L	Q_n
H	L	H	Q_n
H	H	L	H
H	H	H	Q_n

Asynchronous operation

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N

Positive logic:

HIGH state = 1

LOW state = 0

N = not allowed.

Fig. 4 Logic function (one flip-flop).

* Conditions for C and $\overline{C}E$ may be interchanged. In this table $\overline{C}E$ is static, while for C a H represents a transition from L to H between t_n and t_{n+1} .

** R + S = LOW.

RATINGS see Family Specifications.




Fig. 5 Measurement of propagation delay.

D.C. CHARACTERISTICS

 $V_{CC} = 0\text{ V (ground)}$; $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} ($^{\circ}\text{C}$)			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE_{max}}$	8	62	56	62	mA	see "How to test section"
Input current LOW	$I_{IL_{min}}$	4*	0,5	0,5	0,3	μA	
Input current HIGH	$I_{IH_{max}}$	4,5,12,13	525	330	330	μA	
		6,11	350	220	220	μA	
		7,10	390	245	245	μA	
		9	425	265	265	μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min.	-1 060	- 960	- 890	mV	S at $V_{IH_{max}}$ or R at $V_{IL_{min}}$ D at $V_{IL_{max}}$ \overline{CE} at $V_{IL_{min}}$ C at $V_{IL} \rightarrow V_{IH}$	
		typ.		- 880	- 810	- 700		mV
		max.	- 890	- 810	- 700			mV
Output voltage LOW	V_{OL}	min.	-1 890	-1 850	-1 825	mV	S at $V_{IL_{min}}$ or R at $V_{IH_{max}}$ D at $V_{IL_{min}}$ \overline{CE} at $V_{IL_{min}}$ C at $V_{IL} \rightarrow V_{IH}$	
		typ.		-1 720	-1 615			mV
		max.	-1 675	-1 650	-1 615			mV
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	S at V_{IHC} or R at V_{ILC} D at V_{IHC} \overline{CE} at V_{ILC} C at $V_{ILC} \rightarrow V_{IHC}$	
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	S at V_{ILC} or R at V_{IHC} D at V_{ILC} \overline{CE} at V_{ILC} C at $V_{ILC} \rightarrow V_{IHC}$	

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	$T_{amb}\ (^\circ\text{C})$			unit	remarks
			-30	+25	+85		
Rise and fall propagation delay times							
S → Q	t_{PLH}	min.	1,7	1,8	1,8	ns	see Fig. 5 and 7
		max.	4,4	4,3	4,8	ns	
R → Q	t_{PLH}	min.	1,7	1,8	1,8	ns	
		max.	4,4	4,3	4,8	ns	
C → Q	t_{PLH}	min.	1,7	1,8	1,8	ns	
		max.	4,6	4,5	5,0	ns	
Fall propagation delay time							
S → Q	t_{PHL}	min.	1,7	1,8	1,8	ns	see Fig. 5 and 7
		max.	4,4	4,3	4,8	ns	
R → Q	t_{PHL}	min.	1,7	1,8	1,8	ns	
		max.	4,4	4,3	4,8	ns	
C → Q	t_{PHL}	min.	1,7	1,8	1,8	ns	
		max.	4,6	4,5	5,0	ns	
Rise time	t_{TLH}	min.	1,0	1,1	1,1	ns	
		max.	4,6	4,5	4,9	ns	
Fall time	t_{THL}	min.	1,0	1,1	1,1	ns	
		max.	4,6	4,5	4,9	ns	
Set-up time	t_s	min.	2,5	2,5	2,5	ns	see Fig. 7
Hold time	t_h	min.	1,5	1,5	1,5	ns	see Fig. 7
Clock frequency	f_c	min.	125	125	125	MHz	see Fig. 6





Fig. 6 Switching times test circuit. Measurement of clock frequency.



726402.1

Fig. 7 Switching times waveforms. $V_{IH} = +1.1V$; $V_{IL} = 0.31V$.

DUAL MULTIPLEXER WITH D-TYPE LATCHES

The 10132 is a dual 2-input multiplexer with clocked D-type latches and common reset. Latches can be clocked by the common clock (C) when the clock enable input ($\overline{C_E}$) is LOW or by the clock enable input when the common clock is held in the LOW state. The outputs are latched by the positive transition of the clock (leading edge). Any change in the data input will be registered at the output only if the clock is LOW. Data inputs are selected by a common data select input (D_S).

All unused inputs must be tied LOW to V_{IL} or V_{EE} .




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;

$V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 3,0 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 210 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see Package Outlines)

10132N: plastic 16-lead dual in-line (SOT-38).

10132F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one multiplexer).




Fig. 4 Logic function.

R	D _S	C	$\bar{C}E$	Q _{n+1}
L	L	L	L	D ₁
L	L	L	H	Q _n
L	L	H	L	Q _n
L	L	H	H	Q _n
L	H	L	L	D ₂
L	H	L	H	Q _n
L	H	H	L	Q _n
L	H	H	H	Q _n
H	X	X	H	L
H	X	H	X	L
H	X	L	L	Q _n

For switching times test circuit see Family Specifications.

Notes

1. Any change on the data input will be registered at the output only if the clock is LOW.
2. Outputs are latched on the positive transition of the clock.
3. The reset input is enabled when the clock is HIGH.

Positive logic: HIGH state = 1
LOW state = 0

H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial




Fig. 5 Switching times waveforms. $V_{IH} = +1,11 \text{ V}$; $V_{IL} = +0,31 \text{ V}$.

1247935.1

D.C. CHARACTERISTICS

 $V_{CC} = 0 \text{ V (ground)}; V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} \text{ (}^\circ\text{C)}$			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	60	55	60	mA	see "How to test Section"
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	4,5,7,12,13	460	290	290	μA	
		6 9,10,11	620 425	390 265	390 265	μA μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	Output 2: Pin 4 at V_{IHmax} , 9,10,11 at V_{ILmin} , 7 at V_{IL} or: 5,11 at V_{IHmax} 9,10 at V_{ILmin} 7 at V_{IL}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	Output 2,15: Pins 4, 9,10,11 at V_{ILmin} , Pin 7 at V_{IL} or: 5,9,10 at V_{ILmin} 11 at V_{IHmax} 7 at V_{IL}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	Output 2: Pin 4 at V_{IHC} , 7,9,10,11 at V_{ILC} or: 5,11 at V_{IHC} 7,9,10 at V_{ILC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	Output 2,15: Pins 4, 7,9,10,11 at V_{ILC} or: 11 at V_{IHC} 5,7,9,10 at V_{ILC}

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under test	$T_{amb} \text{ (}^\circ\text{C)}$			unit	remarks
			-30	+25	+85		
Propagation delay time							
D \rightarrow Q	t_{PLH}	min.	1,0	1,0	1,0	ns	for Waveforms see Fig. 5 between 20% and 80%
	t_{PHL}	max.	3,6	3,3	3,7	ns	
R \rightarrow Q	t_{PLH}	min.	1,0	1,0	1,0	ns	
	t_{PHL}	max.	4,0	3,8	4,2	ns	
C \rightarrow Q	t_{PLH}	min.	1,0	1,0	1,0	ns	
	t_{PHL}	max.	6,0	5,7	6,3	ns	
$D_s \rightarrow$ Q	t_{PHL}	min.	1,0	1,0	1,0	ns	
		max.	4,8	4,6	5,0	ns	
Rise time	t_{TLH}	min.	1,5	1,5	1,5	ns	
		max.	3,7	3,5	3,8	ns	
Fall time	t_{THL}	min.	1,5	1,5	1,5	ns	
		max.	3,7	3,5	3,8	ns	
Set-up time							
D \rightarrow C	T_s	min.	2,5	2,5	2,5	ns	
$D_s \rightarrow$ C	T_s	min.	3,5	3,5	3,5	ns	
Hold time							
D \rightarrow C	T_h	min.	1,5	1,5	1,5	ns	
$D_s \rightarrow$ C	T_h	min.	1,0	1,0	1,0	ns	

For switching times test circuit see Family Specifications.

Notes: 1) Any change on the data input will be registered at the output only if the clock is low.

2) Outputs are latched on the positive transition of the clock.

3) The reset input is enabled when the clock is HIGH.

QUADRUPLE LATCH

The 10133 is a quadruple latch with D-type inputs and enable outputs. Data (D) inputs are registered at the output while the clock is HIGH. Data inputs are latched by the negative transition of the clock (trailing edge).

All unused inputs must be tied LOW to V_{IL} or V_{EE} .




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0$ V (ground);
 $V_{EE} = -5,2$ V.

QUICK REFERENCE DATA

Supply voltage	V_{EE}		-5,2 V
Operating ambient temperature range	T_{amb}		-30 to +85 °C
Average propagation delay	t_{PLH}	typ.	4.0 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	310 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10133N: plastic 16-lead dual in-line (SOT-38).

10133F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one latch).




Fig. 4 Logic function.

\bar{G}	C	\bar{C}_E	D	Q_{n+1}
H	X	X	X	L
L	L	L	X	Q_n
L	L	H	L	L
L	L	L	L	L
L	H	L	L	L
L	H	H	L	L
L	L	H	H	H
L	H	L	H	H
L	H	H	H	H

Positive logic: HIGH state = 1
 LOW state = 0

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

RATINGS see Family Specifications.




Fig. 5 Switching times test circuit.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V (ground)}; V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} \text{ (}^{\circ}\text{C)}$			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	82	72	82	mA	see "How to test Section"
Input current LOW	I_{ILmin}	3 *	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	3,7,9,14 4,12 5,10,13	390 425 560	245 265 350	245 265 350	μA μA μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 880 - 890	- 960 - 880 - 810	- 890 - 810 - 700	mV mV mV	Outputs 2,6,11,15: Pins 3,7,9,14 at V_{IHmax} Pins 5,10 at V_{ILmin} 13 or 4,12 at V_{IHmax}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 720 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615 -1 615	mV mV mV	Outputs 2,6,11,15: Pins 5,10 at V_{IHmax} or pins 3,7,9,14 at V_{ILmin} Pins 5,10 at V_{ILmin} 13 or 4,12 at V_{IHmax}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	Outputs 2,6,11,15: 3,7,9,14 at V_{IHC} 5,10 at V_{ILC} 13 or 4,12 at V_{IHC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	Outputs 2,6,11,15: 5,10 at V_{IHC} or 3,7,9,14 at V_{ILC} 5,10 at V_{ILC} 13 or 4,12 at V_{IHC}

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0 \text{ V}$; $V_{EE} = -3.2 \text{ V}$; $R_L = 50 \Omega$ to ground

	symbol	pin under test	$T_{amb} \text{ (}^\circ\text{C)}$			unit	remarks
			-30	+25	+85		
Rise propagation delay time							
D → Q	t_{TLP}	min. max.	1,0 5,6	1,0 5,4	1,1 5,9	ns ns	DATA
C → Q	t_{PLH}	min. max.	1,0 5,4	1,0 5,4	1,2 6,0	ns ns	CLOCK
G → Q	t_{PLH}	min. max.	1,0 3,2	1,0 3,1	1,0 3,4	ns ns	GATE ENABLE
Rise time	t_{TLH}	min. max.	1,0 3,6	1,1 3,5	1,1 3,8	ns ns	between 20% and 80%
Fall time	t_{THL}	min. max.	1,0 3,6	1,1 3,5	1,1 3,8	ns ns	
Set-up time	T_s	min.	2,5	2,5	2,5	ns	
Hold time	T_h	min.	1,5	1,5	1,5	ns	




Fig. 6 Switching times waveforms. Conditions for input signals; $t_r = t_f = 2,0$ ns (20% to 80%); $V_{IH} = +1,1$ V; $V_{IL} = +0,3$ V.

DUAL MULTIPLEXER WITH D-TYPE LATCHES

The 10134 is a dual 2-input multiplexer with clocked D-type latches. Latches can be clocked by the common clock (C) when the clock enable input (C_E) is LOW or by the clock enable input when the common clock is held in the LOW state. The outputs are latched by the positive transition of the clock (leading edge). Any change in the data input will be registered at the output only if the clock is LOW. Data inputs are selected by two data select inputs (DS_1 and DS_2). All unused inputs must be tied LOW to V_{IL} or V_{EE} .




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	$^{\circ}\text{C}$
Average propagation delay	t_{PHL}	typ.	3,0 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	220 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10134N: plastic 16-lead dual in-line (SOT-38).

10134F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3. Circuit diagram (one multiplexer).




Fig. 4. Logic function.

D _S	C	$\overline{C}E$	Q _{n+1}
L	L	L	D ₁
L	L	H	Q _n
L	H	L	Q _n
L	H	H	Q _n
H	L	L	D ₂
H	L	H	Q _n
H	H	L	Q _n
H	H	H	Q _n

Function table.




Fig. 5 Switching times waveforms.




Fig. 6 Switching times test circuit.

Conditions for input signals: $t_r = t_f = 2,0$ ns (20% to 80%). $V_{IH} = 1,11$ V; $V_{IL} = 0,31$ V.

- Any change on the data input will be registered at the output only if the clock is LOW
- Outputs are latched on the positive transition of the clock.

Positive logic: HIGH state = 1
LOW state = 0

H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)

D.C. CHARACTERISTICS

$V_{CC} = 0$ V (ground); $V_{EE} = -5.2$ V

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	60	55	60	mA	
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,5	μ A	see "How to test Section"
Input current HIGH	I_{IHmax}	4,5,7,12,13 6,9,10,11	460 425	290 265	290 265	μ A	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 960 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	Output 2: 4 at V_{IHmax} 6,10 at V_{ILmax} 7 at V_{IL} or 5,6 at V_{IHmax} 10 at V_{ILmin} 7 at V_{IL}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	Output 2: 4,6,10 at V_{ILmin} , 7 at V_{IL} or 5,10 at V_{ILmin} 6 at V_{IHmax} 7 at V_{IL}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	Output 2: 4 at V_{IHC} 6,7,10 at V_{ILC} or 5,6, at V_{IHC} 7,10 at V_{ILC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	Output 2: 4,6,7,10 at V_{ILC} or 6 at V_{IHC} 5,7,10 at V_{ILC}

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega$ to ground

	symbol	pin under test	T _{amb} (°C)			unit	remarks
			-30	+25	+85		
Rise propagation delay time							
D → Q	t _{PLH}	min.	1,0	1,0	1,0	ns	DATA
	t _{PHL}	max.	3,5	3,3	3,6	ns	
C → Q	t _{PLH}	min.	1,0	1,0	1,0	ns	CLOCK
	t _{PHL}	max.	6,0	5,7	6,3	ns	
D _s → Q	t _{PLH}	min.	1,0	1,0	1,0	ns	DATA SELECT
	t _{PHL}	max.	4,8	4,6	5,0	ns	
Rise/Fall time	t _{TLH}	min.	1,5	1,5	1,5	ns	between 20% and 80%
	t _{THL}	max.	3,7	3,5	3,8	ns	
Set-up time							
D → C	T _s	min.	2,5	2,5	2,5	ns	
D _s → C	T _s	min.	3,5	3,5	3,5	ns	
Hold time							
C → D	T _h	min.	1,5	1,5	1,5	ns	
C → D _s	T _h	min.	1,0	1,0	1,0	ns	

DUAL JK MASTER-SLAVE FLIP-FLOP

The 10135 is a dual master-slave d.c. coupled JK flip-flop. It contains a common clock and separate \overline{J} \overline{K} inputs which do not effect the output when the clock is static. The outputs of the GXB10135 change state with the positive transition of the clock. Asynchronous set (S) and reset (R) inputs are provided which override the clock. Unused inputs must be tied LOW to V_{IL} or V_{EE} .




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0$ V (ground);

$V_{EE} = -5,2$ V.

QUICK REFERENCE DATA

Supply voltage	V_{EE}		-5,2 V
Operating ambient temperature range	T_{amb}		-30 to + 85 °C
Clock frequency	f_C	typ.	140 MHz
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	280 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see Package Outlines)

10135N: plastic 16-lead dual in-line (SOT-38).

10135F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one flip-flop).




Fig. 4 Logic function.

FUNCTION TABLES

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	*

\bar{J}	\bar{K}	R	S	Q_{n+1}
L	L	L	L	\bar{Q}_n
L	L	L	L	L
L	H	L	L	H
L	H	L	L	Q_n

* Not allowed.

Positive logic: HIGH state = 1
LOW state = 0

H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial

RATINGS see Family Specifications




Fig. 5 Switching times waveforms; $V_{IH} = 1,11 \text{ V}$; $V_{IL} = 0,31 \text{ V}$.

D.C. CHARACTERISTICS

 $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	75	68	75	mA	see "How to test section"
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	6,7,9,10,11 4,5,12,13	425 620	265 390	265 390	μA μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	All input/output combinations in accordance with the function table. Input conditions: V_{ILmin} , V_{IHmax} for V_{OH} and V_{OL} or V_{IHC} , V_{ILC} for V_{OHC} and V_{OLC} .
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay time	t_{PLH}/t_{PHL}						
$C \rightarrow Q/\bar{Q}$		min. max.	1,8 5,0	1,8 4,5	1,8 4,6	ns ns	CLOCK
$S \rightarrow Q/\bar{Q}$		min max.	1,8 5,0	1,8 5,0	1,8 5,2	ns ns	SET
$R \rightarrow Q/\bar{Q}$		min. max.	1,8 5,6	1,8 5,0	1,8 5,2	ns ns	RESET
Transition rise and fall times	t_{THL}/t_{TLH}	min. max.	1,1 4,8	1,1 4,5	1,1 4,7	ns ns	between 20% and 80%
Set-up time	T_s	min.	2,5	2,5	2,5	ns	$C \bar{K}$
Hold time	T_h	min.	1,5	1,5	1,5	ns	
Clock frequency	F_c	min.	125	125	125	MHz	

For switching times test circuit see Family Specifications.

UNIVERSAL HEXADECIMAL COUNTER

The 10136 is a high speed hexadecimal synchronous counter that can count up, count down, preset, or stop count at frequencies exceeding 100 MHz.

The operation mode of the counter is programmed by three control lines (S_1 , S_2 and \bar{C}_{IN}) as can be seen in the function select table. In the preset mode (loading step), a clock pulse is needed for the information present on the data inputs (D_0 , D_1 , D_2 and D_3) to be entered into the counter.

\bar{C}_{OUT} goes LOW on the terminal count, or when the counter is being preset.

The counter changes state only on the positive-going edge of the clock, so at any other time, any other input may change without any result (except for \bar{C}_{OUT}).

This binary counter can be used in many applications, such as in computing for high speed control processors and peripheral controllers. Unused inputs must be tied LOW to V_{IL} or V_{EE} .




Fig. 1 Block diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0$ V (ground);
 $V_{EE} = -5,2$ V.

QUICK REFERENCE DATA


Supply voltage	V_{EE}		-5,2 V
Operating ambient temperature	T_{amb}		-30 to + 85 °C
Clock frequency	f_C	typ.	150 MHz
Output voltage	V_{OH}	nom.	-880 mV
HIGH state	V_{OL}	nom.	-1720 mV
LOW state	P_D	typ.	625 mW
Power consumption per package (no load)			

For FAMILY DATA see Family Specifications.

PACKAGE OUTLINE (see Package Outlines)

10136N: plastic 16-lead dual in-line (SOT-38).

10136F: ceramic 16-lead dual in-line (SOT-74).



7272828

Fig. 3 Logic diagram.

FUNCTION SELECT TABLE

S ₁	S ₂	operating mode
L	L	preset (programme)
L	H	increment (count up)
H	L	decrement (count down)
H	H	hold (stop count)

Positive logic:

H = HIGH state (the more positive voltage) = 1

L = LOW state (the less positive voltage) = 0

X = state is immaterial

SEQUENTIAL FUNCTION TABLE

inputs								outputs				
S ₁	S ₂	D ₀	D ₁	D ₂	D ₃	\bar{C}_{IN}	C	Q ₀	Q ₁	Q ₂	Q ₃	\bar{C}_{OUT}
L	L	L	L	H	H	X	H	L	L	H	H	L
L	H	X	X	X	X	L	H	H	L	H	H	H
L	H	X	X	X	X	L	H	L	H	H	H	H
L	H	X	X	X	X	L	H	H	H	H	H	L
L	H	X	X	X	X	H	L	H	H	H	H	H
L	H	X	X	X	X	H	H	H	H	H	H	H
H	H	X	X	X	X	X	H	H	H	H	H	H
L	L	H	H	L	L	X	H	H	H	L	L	L
H	L	X	X	X	X	L	H	L	H	L	L	H
H	L	X	X	X	X	L	H	H	L	L	L	H
H	L	X	X	X	X	L	H	L	L	L	L	L
H	L	X	X	X	X	L	H	H	H	H	H	H

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

 $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	165	150	165	mA	see "How to test Section"
Input current LOW	I_{ILmin}	5*	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	5,6,11,12	350	220	220	μA	
		9,10	390	245	245	μA	
		7 13	425 460	265 290	265 290	μA μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	For output 14, pin 12 at V_{IH} pins 7,9 at V_{ILmin}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	For output 14, pins 7,9 at V_{ILmin}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	For output 14, pin 12 at V_{IHC} pins 7,9 at V_{ILmin} (1)
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	For output 14, pin 12 at V_{ILC} pins 7,9 at V_{ILmin} (1)

(1) Measure output after clock pulse appears at clock input (pin 13).

A.C. CHARACTERISTICS
 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega$ to ground

	symbol	pin under test	$T_{amb} (^{\circ}\text{C})$			unit	remark
			-30	+25	+85		
Rise and fall propagation delay time							
$C \rightarrow Q$	$\frac{t_{PLH}}{PHL}$	min. max.	0,8 4,8	1,0 4,5	1,4 5,0	ns ns	
$C \rightarrow \bar{C}OUT$	$\frac{t_{PLH}}{PHL}$	min. max	2,0 10,9	2,5 10,5	2,4 11,5	ns ns	
$\bar{C}IN \rightarrow \bar{C}OUT$	$\frac{t_{PLH}}{PHL}$	min. max.	1,6 7,4	1,6 6,9	1,9 7,5	ns ns	
Rise and fall transition time	$\frac{t_{TLH}}{THL}$	min. max.	0,9 3,3	1,0 3,3	1,0 3,5	ns ns	between 20% and 80%
Set-up time							
$D_n \rightarrow C$	T_s	min.	3,5	3,5	3,5	ns	Fig. 4
$S \rightarrow C$	T_s	min.	7,5	7,5	7,5	ns	
$\bar{C}IN \rightarrow C$	T_s	min.	4,5	3,7	4,5	ns	Fig. 7a
$C \rightarrow \bar{C}IN$	T_s	min.	-1,0	-1,0	-1,0	ns	Fig. 7c
Hold time							
$C \rightarrow D_n$	T_h	min.	0	0	0	ns	Fig. 4
$C \rightarrow S$	T_h	min.	-2,5	-2,5	-2,5	ns	
$C \rightarrow \bar{C}IN$	T_h	min.	-1,6	-1,6	-1,6	ns	Fig. 7b
$\bar{C}IN \rightarrow C$	T_h	min.	4,0	3,1	4,0	ns	Fig. 7d
Counting frequency							
Count-up	F_{Cup}	min.	125	125	125	MHz	
Count-down	F_{Cdown}	min.	125	125	125	MHz	

For switching times test circuit see Family Specifications.




Fig. 4 Switching times waveforms.




Fig. 5 Transition times (rise and fall times).




Fig. 6 Propagation delay times.




Fig. 7 Switching times waveforms (Set-up and hold).

- (a) is the minimum time to wait to clock the counter after it has been enabled.
- (b) is the minimum time that the counter may be clocked before it has been disabled.
- (c) is the minimum time that a clock pulse may be applied with no effect on the state of the counter before it is enabled.
- (d) is the minimum time to wait before a clock pulse may be applied with no effect on the state of the counter after it is disabled.
- (b) and (c) may be negative numbers.

UNIVERSAL DECADE COUNTER

The 10137 is a high speed synchronous decade counter that can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The operation mode of the counter is programmed by three control lines (S_1 , S_2 and \bar{C}_{IN}) as can be seen in the function select table. In the preset mode (loading step), a clock pulse is needed for the information present on the data inputs (D_0 , D_1 , D_2 and D_3) to be entered into the counter. \bar{C}_{OUT} goes LOW on the terminal count. \bar{C}_{OUT} is partially decoded from Q_1 and Q_2 directly, so in the preset mode the condition of \bar{C}_{OUT} after the clock's positive excursion will depend on the condition of Q_1 and/or Q_2 . The counter changes state only on the positive-going edge of the clock, so at any other time, any other input may change without any result (except for \bar{C}_{OUT}). The sequence for counting out of improper states is as shown in the state diagrams. This binary counter can be used in many applications, such as in computing for high speed control processors and peripheral controllers. Unused inputs must be tied LOW to V_{IL} or V_{EE} .




Fig. 1 Block diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature	T_{amb}	-30 to + 85 °C
Counting frequency	f_C	typ. 150 MHz
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 625 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINE (see Package Outlines)

10137N: plastic 16-lead dual in-line (SOT-38).

10137F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Logic diagram.

Function select table

S ₁	S ₂	operating mode
L	L	preset (programme)
L	H	increment (count up)
H	L	decrement (count down)
H	H	hold (stop count)

Positive logic:

H = HIGH state (the more positive voltage) = 1

L = LOW state (the less positive voltage) = 0

X = state is immaterial

Sequential function table

inputs								outputs				
S ₁	S ₂	D ₀	D ₁	D ₂	D ₃	\bar{C}_{IN}	C	Q ₀	Q ₁	Q ₂	Q ₃	\bar{C}_{OUT}
L	L	H	H	H	L	X	H	H	H	H	L	H
L	H	X	X	X	X	L	H	L	L	L	H	H
L	H	X	X	X	X	L	H	H	L	L	H	L
L	H	X	X	X	X	L	H	L	L	L	L	H
L	H	X	X	X	X	H	H	H	L	L	L	H
L	H	X	X	X	X	H	H	H	L	L	L	H
H	H	X	X	X	X	X	H	H	L	L	L	H
L	L	H	H	L	L	X	H	H	H	L	L	H
H	L	X	X	X	X	L	H	L	H	L	L	H
H	L	X	X	X	X	L	H	H	L	L	L	H
H	L	X	X	X	X	L	H	L	L	L	L	L

RATINGS see Family Specifications.




Fig. 4 Propagation delay times waveform.




Fig. 5 Transition-times waveform (rise and fall times).

D.C. CHARACTERISTICS

 $V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	165	150	165	mA	see "How to test Section"
Input current LOW	I_{ILmin}	5*	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	5,6,11,12	350	220	220	μA	
		9,10	390	245	245	μA	
		7 13	425 460	265 290	265 290	μA μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	For output 14, pin 12 at V_{IHmax} pins 7,9 at V_{ILmin}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	For output 14, pins 7,9 at V_{ILmin}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	For output 14, pin 12 at V_{IHC} pins 7,9 at V_{ILmin} (1)
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	For output 14, pin 12 at V_{ILC} pins 7,9 at V_{ILmin} (1)

(1) Measure output after clock pulse appears at clock input (pin 13).

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	remark
			-30	+25	+85		
Rise and fall propagation delay time							
C → Q	$\frac{t_{PLH}}{PHL}$	min. max.	0,8 4,8	1,0 4,5	1,4 5,0	ns ns	Clock to Output
C → \overline{COUT}	$\frac{t_{PLH}}{PHL}$	min. max.	2,0 10,9	2,5 10,5	2,4 11,5	ns ns	Clock → Carry out
\overline{CIN} → \overline{COUT}	$\frac{t_{PLH}}{PHL}$	min. max.	1,6 7,4	1,6 6,9	1,9 7,5	ns ns	Carry in → Carry out
Rise and fall transition time	$\frac{t_{TLH}}{THL}$	min. max.	0,9 3,3	1,0 3,3	1,0 3,5	ns ns	between 20% and 80%
Set-up time							
D → C	t_s	min.	3,5	3,5	3,5	ns	Fig. 6
S → C	t_s	min.	7,5	7,5	7,5	ns	
\overline{CIN} → C	t_s	min.	4,5	3,7	4,5	ns	Fig. 7a
C → \overline{CIN}	t_s	min.	-1,0	-1,0	-1,0	ns	Fig. 7c
Hold time							
C → D	t_h	min.	0	0	0	ns	Fig. 6
C → S	t_h	min.	-2,5	-2,5	-2,5		
C → \overline{CIN}	t_h	min.	-1,6	-1,6	-1,6	ns	Fig. 7b
\overline{CIN} → C	t_h	min.	4,0	3,1	4,0	ns	Fig. 7d
Counting frequency							
Count-up	$f_{c\text{up}}$	min.	125	125	125	MHz	
Count-down	$f_{c\text{down}}$	min.	125	125	125	MHz	

For switching times test circuit see Family Specifications.




Fig. 6 Set-up and holding times waveform.




Fig. 7 Set-up and hold times waveform $\bar{C}_{IN} \rightarrow C$.

- (a) is the minimum time to wait to clock the counter after it has been enabled.
- (b) is the minimum time that the counter may be clocked before it has been disabled.
- (c) is the minimum time that a clock pulse may be applied with no effect on the state of the counter before it is enabled.
- (d) is the minimum time to wait before a clock pulse may be applied with no effect on the state of the counter after it is disabled.
- (b) and (c) may be negative numbers.

4-BIT UNIVERSAL SHIFT REGISTER

The 10141 is a four-bit serial-parallel-in, serial-parallel-out shift register. Inputs S_1 and S_2 are used to determine the four possible functions of the register, these being no shift, shift left, shift right and parallel entrance of data with no external gating of the clock. The other inputs DL and DR are intended for shifting in from the left and the right, while inputs D_0 to D_3 are normal data inputs. All four outputs are capable of driving $50\ \Omega$ lines.

When the register is operating for serial output only, the unused outputs must be tied low to V_{IL} or V_{EE} .




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0\text{ V (ground)}$;
 $V_{EE} = -5,2\text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	$^{\circ}\text{C}$
Shift frequency	f_{shift}	typ.	200 MHz
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	425 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINE (see Package Outlines)

10141N: plastic 16-lead dual in-line (SOT-38).

10141F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Logic diagram.

FUNCTION TABLE

select inputs	operation mode	outputs			
S1	S2	Q0(n + 1)	Q1(n + 1)	Q2(n + 1)	Q3(n + 1)
L	L	D0	D1	D2	D3
L	H	Q1n	Q2n	Q3n	DR
H	L	DL	Q0m	O1n	Q2n
H	H	Q0n	Q1n	Q2n	Q3n

Positive logic:

H = HIGH state (the more positive voltage) = 1

L = LOW state (the less positive voltage) = 0

* Outputs as they exist after pulse at "C" input with conditions as shown.

Pulse is positive transition of clock (C) input.




Fig. 4 Switching times test circuit.




Fig. 5 Switching times waveforms.




Fig. 6 Shift frequency test circuit.

Test procedure:

1. Set inputs D_1 , D_2 and D_3 to LOW state (+0,3 V)
 D_0 to HIGH state (+1,1 V)
2. Apply clock pulse to C to set Q_0 in HIGH state.
3. Maintain clock input LOW.
Set S_1 to LOW state (+0,3 V)
 S_2 to HIGH state (+1,1 V)
4. Test shift frequency.

D.C. CHARACTERISTICS

 $V_{CC} = 0 \text{ V (ground)}$; $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	112	102	112	mA	see "How to test" Section"
Input current LOW	$I_{IL\min}$	4*	0,5	0,5	0,3	μA	
Input current HIGH	$I_{IH\max}$	5,6,9,11,12,13 7,10 4	350 390 425	220 245 265	220 245 265	μA μA μA	

* Individually test each input applying the above mentioned conditions.

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	conditions		
			-30	+25	+85		pin	test voltage	
Output voltage HIGH	V_{OH}	min. typ. max.	3	-1 060	- 960	- 890	mV	6 4	$V_{IH\max}$ V_{IH}
				- 880	- 810	- 700			
Output voltage LOW	V_{OL}	min. typ. max.	3	-1 890	-1 850	-1 825	mV	4	V_{IH}
				-1 720	-1 650	-1 615			
Output threshold voltage HIGH (1)	V_{OHT}	min	3	-1 080	- 980	- 910	mV	6	V_{IHT}
								4	V_{IH}
Output threshold							4	$V_{IH\max}$ (2)	
							7	V_{ILT}	
Output threshold							4	V_{IH}	
							6	$V_{IH\max}$ (2)	
Output threshold voltage LOW (1)	V_{OLT}	max	3	-1 655	-1 630	-1 595	mV	4	V_{IH}
								4	V_{IHT} (3)
Output threshold							4	V_{ILT}	
							6	$V_{IH\max}$	
Output threshold							4	V_{ILT}	
							4	V_{ILT}	

(1): These tests to be performed in sequence as shown.

(2): Reset to zero before performing test.

(3): Reset to HIGH state (1) before performing test.

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	remarks
			-30	+25	+85		
Propagation delay rise and fall times	t_{PLH}	min.	1,7	1,8	2,0	ns	see Fig. 4 and 5
	t_{PHL}	max.	3,9	3,8	4,2	ns	
Transition rise and and fall times	t_{TLH}	min.	1,0	1,1	1,1	ns	
	t_{THL}	max.	3,4	3,3	3,6	ns	
Set-up time							
D \rightarrow C	t_{DCS}	min.	2,5	2,5	2,5	ns	
$S_n \rightarrow$ C	t_{SSC}	min.	5,5	5,0	5,5	ns	
Hold time							
C \rightarrow D	t_{CHD}	min.	1,5	1,5	1,5	ns	
C $\rightarrow S_n$	t_{CHS}	min.	1,5	1,5	1,5	ns	
Shift frequency	f_{shift}	min.	150	150	150	MHz	see Fig. 6

For switching times test circuit and waveform see Family Specifications.

QUADRUPLE 2-TO-1 MULTIPLEXER

The 10158 is a high speed, low power, quadruple 2-to-1 multiplexer. With respect to a single control signal it transmits to a common output pin the data present on either of two input pins. As contrasted with the 10159 the 10158 has no enable input and non-inverting outputs. It includes high-impedance input pull-down resistors and open emitter outputs.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay: data to output select to output	t_{PLH}	typ. 2,2 ns
	t_{PLH}	typ. 3,0 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 162 mW

For FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10158N: plastic 16-lead dual in-line (SOT-38).
10158F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Logic function (one multiplexer).

FUNCTION TABLE

inputs			output
D_{no}	D_{n1}	S	Z_n
L	X	L	L
H	X	L	H
X	L	H	L
X	H	H	H

Positive logic

H = HIGH state
(the more positive voltage) = 1

L = LOW state
(the less positive voltage) = 0

X = state is immaterial

RATINGS see Family Specifications

For switching times test circuit and waveform see Family Specifications.

D.C. CHARACTERISTICS

$V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	53	48	53	mA	see "How to test section"
Input current LOW	I_{ILmin}	3*	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	9*	360	225	225	μA	
		other inputs	400	250	250	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	S at V_{IL} One data at V_{IHmax}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	Inputs at V_{ILmin}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	One input at V_{IHC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	One input at V_{ILC}

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation D \rightarrow Q delay times	$t_{PLH}/$ t_{PHL}	min.	1,3	1,2	1,3	ns	Data to output
		max.	3,1	3,0	3,2	ns	
S \rightarrow Q		min.	2,5	2,4	2,5	ns	Select to output
		max.	4,8	4,5	4,8	ns	
Transition times rise and fall	$t_{TLH}/$	min.	1,6	1,5	1,6	ns	20% to 80%
		max.	3,4	3,3	3,4	ns	

For switching times test circuit and waveform see Family Specifications.

QUADRUPLE 2-TO-1 MULTIPLEXER

The 10159 is a high speed, low power, quadruple 2-to-1 multiplexer. With respect to a single control signal it transmits to a common output pin the data present on either of two input pins. As contrasted with the 10158 the 10159 has a common enable input and inverting outputs. It includes high-impedance input pull-down resistors and open emitter outputs.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay: data to output	t_{PLH}	typ. 2,2 ns
	t_{PLH}	typ. 3,3 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 162 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10159N: plastic 16-lead dual in-line (SOT-38).

10159F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Logic diagram (one multiplexer).

FUNCTION TABLE

inputs				output
D_{no}	D_{n1}	S	\bar{E}	Z_n
X	X	X	H	L
L	X	L	L	H
H	X	L	L	L
X	L	H	L	H
X	H	H	L	L

Positive logic

H = HIGH state

(the more positive voltage) = 1

L = LOW state

(the less positive voltage) = 0

X = state is immaterial

RATINGS see Family Specifications

For switching times test circuit and waveforms see Family Specifications.

D.C. CHARACTERISTICS

$V_{CC} = 0$ V (ground); $V_{EE} = -5.2$ V

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	58	53	58	mA	
Input current LOW	I_{ILmin}	3*	0.5	0.5	0.3	μ A	see "How to test section"
Input current HIGH	I_{IHmax}	9*	360	225	225	μ A	
		other inputs	400	250	250	μ A	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	Inputs at V_{ILmin}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	S and E at V_{ILmin} One input at V_{IHmax}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	One input at V_{ILC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	One input at V_{IHC}

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0$ V; $V_{EE} = -3.2$ V; $R_L = 50 \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation D \rightarrow Q delay times	t_{PLH}/t_{PHL}	min.	1,1	1,2	1,1	ns	Data to output
		max.	3,8	3,3	3,8	ns	
S \rightarrow Q		min.	1,5	1,5	1,5	ns	Select to output
		max.	5,3	5,0	5,3	ns	
E \rightarrow Q		min.	1,4	1,5	1,4	ns	Enable to output
		max.	5,3	5,0	5,3	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	1,0	1,1	1,0	ns	20% to 80%
		max.	5,0	4,5	5,0	ns	

For switching times test circuit and waveform see Family Specifications.

12-BIT PARITY CHECKER/GENERATOR

The 10160 is a 12-bit parity checker or generator. The output goes HIGH when an odd number of inputs are HIGH. If parity detection or generation is required for less than 12 bits.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA


Supply voltage	V_{EE}	-5,2	V
Operating ambient temperature range	T_{amb}	-30 to +85	$^{\circ}\text{C}$
Average propagation delay	t_{PLH}	typ.	4,5 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	310 mW

For FAMILY DATA see Family Specifications.

PACKAGE OUTLINE (see Package Outlines)

10160N: plastic 16-lead dual in-line (SOT-38).

10160F: ceramic 16-lead dual in-line (SOT-74).



FUNCTION TABLE

sum of inputs at HIGH state	Q
odd	H
even	L

positive logic:
HIGH state = 1
LOW state = 0

Fig. 3 Logic function.

$$Q = A_0 \oplus A_1 \oplus A_2 \oplus A_3 \oplus A_4 \oplus A_5 \oplus A_6 \oplus A_7 \oplus A_8 \oplus A_9 \oplus A_{10} \oplus A_{11}$$

RATINGS see Family Specifications.

A.C. CHARACTERISTICS

VCC1 = VCC2 = 2,0 V; VEE = -3,2 V; RL = 50 Ω to ground

	symbol	pin under test	Tamb (°C)			unit	remarks
			-30	+25	+85		
Propagation delay times	tPLH/tPHL	min.	1,8	2,0	2,0	ns	50% to 50%
		typ.		4,5		ns	
		max.	8,1	7,5	8,0	ns	
Transition times rise and fall	tTLH/tTHL	min.	1,1	1,1	1,0	ns	20% to 80%
		typ.		2,0		ns	
		max.	3,5	3,3	3,5	ns	

For switching times test circuit and waveforms see Family Specifications.

D.C. CHARACTERISTICS

 $V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	86	78	86	mA	
Input current LOW	I_{ILmin}	3*	0,5	0,5	0,3	μA	see "How to test section"
Input current HIGH	I_{IHmax}	3,6,7,11,12,15 4,5,9,10,13,14	425 350	265 220	265 220	μA μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 880 - 890	- 960 - 880 - 810	- 890 - 890 - 700	mV mV mV	Odd number of inputs at V_{IHmax} Other inputs at V_{ILmin}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 720 -1 675	-1 850 -1 720 -1 650	-1 825 -1 825 -1 615	mV mV mV	Even number of inputs at V_{IHmax} Other inputs at V_{ILmin}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	One input at V_{IHC} Other inputs at V_{ILmin}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	One input at V_{ILC} Other inputs at V_{ILmin}

For switching times test circuit and waveform see Family Specifications.

THREE-BIT DECODER

one of eight lines LOW

The 10161 is a three-bit decoder with two enable inputs. Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

 $V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;

 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA


Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 4,0 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 330 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINE (see Package Outlines)

10161N: plastic 16-lead dual in-line (SOT-38).

10161F: ceramic 16-lead dual in-line (SOT-74).



7267113.1A

Fig. 3 Logic function.

A₀ to A₂: binary inputs; \bar{E}_1 ; \bar{E}_2 : enable inputs; Q₀ to Q₇: decoded outputs.

FUNCTION TABLE

enable inputs		binary inputs			decimal outputs							
\bar{E}_1	\bar{E}_2	A ₀	A ₁	A ₂	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇
H	H	X	X	X	H	H	H	H	H	H	H	H
L	H	X	X	X	H	H	H	H	H	H	H	H
H	L	X	X	X	H	H	H	H	H	H	H	H
L	L	L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	L	H	L	H	H	H	H	H	H
L	L	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	L	H	H	H	L	H	H	H	H
L	L	L	L	H	H	H	H	H	L	H	H	H
L	L	H	L	H	H	H	H	H	H	L	H	H
L	L	L	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	L

positive logic: H = HIGH state (the more positive voltage)
 L = LOW state (the less positive voltage)
 X = state is immaterial

HIGH state = 1
 LOW state = 0

RATINGS see Family Specifications.




Fig. 4 Switching times test circuit.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V (ground)}; V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	84	76	84	mA	
Input current LOW	$I_{IL\min}$	2*	0,5	0,5	0,3	μA	see "How to test section"
Input current HIGH	$I_{IH\max}$	2*	350	220	220	μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	For each output Pin 2 or 15 at $V_{IH\max}$ or pin 15 or 2 at $V_{IL\min}$
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	For output 10 All inputs at $V_{IL\min}$
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	For each output Pin 2 or 15 at V_{IHC} , 15 or 2 at $V_{IL\min}$
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	For output 11 Pin 7 at V_{IHC} Pins 9, 14 at $V_{IL\min}$ For output 5 Pin 7 at V_{ILC} Pins 9, 14 at $V_{IH\max}$

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	remarks
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,5	1,5	1,5	ns	50% to 50%
		typ.		4,0		ns	
		max.	6,2	6,0	6,4	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	1,0	1,1	1,1	ns	20% to 80%
		typ.		2,0		ns	
		max.	3,3	3,3	3,5	ns	

For switching times waveforms see Family Specifications.

THREE-BIT DECODER

one of eight lines HIGH

The 10162 is a three-bit decoder with two enable inputs.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground);

$V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 4,0 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 330 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINE (see Package Outlines)

10162N: plastic 16-lead dual in-line (SOT-38).

10162F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Logic function.

A₀ to A₂: binary inputs; \bar{E}_1 ; \bar{E}_2 : enable inputs; Q₀ to Q₇: decoded outputs.

FUNCTION TABLE

enable inputs		binary inputs			decimal outputs							
\bar{E}_1	\bar{E}_2	A ₀	A ₁	A ₂	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇
H	H	X	X	X	L	L	L	L	L	L	L	L
L	H	X	X	X	L	L	L	L	L	L	L	L
H	L	X	X	X	L	L	L	L	L	L	L	L
L	L	L	L	L	H	L	L	L	L	L	L	L
L	L	L	L	H	L	H	L	L	L	L	L	L
L	L	L	H	L	L	L	L	H	L	L	L	L
L	L	L	L	H	L	L	L	L	H	L	L	L
L	L	H	L	H	L	L	L	L	L	H	L	L
L	L	L	H	H	L	L	L	L	L	L	H	L
L	L	H	H	H	L	L	L	L	L	L	L	H

positive logic: H = HIGH state (the more positive voltage)
 L = LOW state (the less positive voltage)
 X = state is immaterial

HIGH state = 1
 LOW state = 0

RATINGS see Family Specifications.




Fig. 4 Switching times test circuit.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V (ground)}; V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} (^{\circ}\text{C})$			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	84	76	84	mA	
Input current LOW	$I_{IL\min}$	2*	0,5	0,5	0,3	μA	see "How to test section"
Input current HIGH	$I_{IH\max}$	2*	350	220	220	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	For output 10 All inputs at $V_{IL\min}$
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	For each output 2 or 15 at $V_{IH\max}$ 15 or 2 at $V_{IL\min}$
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	For output 11 Pin 7 at V_{IHC} Pins 9, 14 at $V_{IL\min}$ For output 5 Pin 7 at V_{ILC} Pins 9,14 at $V_{IH\max}$
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	For each output Pin 2 or 15 at V_{IHC} Pins 15 or 2 at $V_{IL\min}$

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega$ to ground

	symbol	pin under test	$T_{amb} (^{\circ}\text{C})$			unit	remarks
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min.	1,5	1,5	1,5	ns	50% to 50%
		typ.		4,0		ns	
		max.	6,2	6,0	6,4	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	1,0	1,1	1,1	ns	20% to 80%
		typ.		2,0		ns	
		max.	3,3	3,3	3,5	ns	

For switching times waveforms see Family Specifications.

EIGHT-INPUT MULTIPLEXER

The 10164 performs 8 input multiplexing with enable input. The output goes LOW when not used. Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA


Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 3 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 310 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINE (see Package Outlines)

10164N: plastic 16-lead dual in-line (SOT-38).

10164F: ceramic 16-lead dual in-line (SOT-74).



7Z64393A

Fig. 3 Logic function.

A₀ to A₂ = address inputs; D₀ to D₇ = data inputs; \bar{E} = enable input.

inputs												output
A ₀	A ₁	A ₂	\bar{E}	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	Q
L	L	L	L	L	X	X	X	X	X	X	X	L
L	L	L	L	H	X	X	X	X	X	X	X	H
H	L	L	L	X	L	X	X	X	X	X	X	L
H	L	L	L	X	H	X	X	X	X	X	X	H
L	H	L	L	X	X	L	X	X	X	X	X	L
L	H	L	L	X	X	H	X	X	X	X	X	H
H	H	L	L	X	X	X	L	X	X	X	X	L
H	H	L	L	X	X	X	H	X	X	X	X	H
L	L	H	L	X	X	X	X	L	X	X	X	L
L	L	H	L	X	X	X	X	H	X	X	X	H
H	L	H	L	X	X	X	X	X	L	X	X	L
H	L	H	L	X	X	X	X	X	H	X	X	H
L	H	H	L	X	X	X	X	X	X	L	X	L
L	H	H	L	X	X	X	X	X	X	H	X	H
H	H	H	L	X	X	X	X	X	X	X	L	L
H	H	H	L	X	X	X	X	X	X	X	H	H
X	X	X	H	X	X	X	X	X	X	X	X	L

Function table

H = HIGH state (the more positive voltage); L = LOW state (the less positive voltage); X = state is immaterial

D.C. CHARACTERISTICS

 $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	83	75	83	mA	
Input current LOW	I_{ILmin}	2*	0,5	0,5	0,3	μA	see "How to test section"
Input current HIGH	I_{IHmax}	2*	425	265	265	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	D_0 at V_{IHmax} Other inputs at V_{ILmin}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	\bar{E} at V_{IHmax} Other inputs at V_{IL}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	D_0 at V_{IHC} Other inputs at V_{ILC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	\bar{E} at V_{IHC} Other inputs at V_{ILC}

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}$; $V_{EE} = -3.2 \text{ V}$; $R_L = 50 \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation delay times							
$D_n \rightarrow Q$	t_{PLH}/t_{PHL}	min.	1,5	1,5	1,6	ns	50% to 50%
		max.	4,7	4,5	4,8	ns	
$A_n \rightarrow Q$		min.	1,9	2,0	2,2	ns	
		max.	6,3	6,0	6,5	ns	
$\bar{E} \rightarrow Q$		min.	0,9	1,0	1,0	ns	
		max.	3,3	2,9	3,1	ns	
Transition rise and fall time	t_{THL}/t_{TLH}	min.	0,9	1,1	1,2	ns	20% to 80%
		max.	3,3	3,3	3,6	ns	

For switching times waveforms see Family Specifications.

8-INPUT PRIORITY ENCODER

The 10165 is able to encode eight inputs to binary coded outputs. Each output is stored in a D-type latch which allows synchronous operation. When the clock input is LOW the outputs follow the inputs and latch when the clock goes HIGH. The output code is that of the highest order input so that any input of lower priority is ignored.

The input is active when HIGH (e.g. the three binary outputs are LOW when input D_0 is HIGH). Output Q_3 is HIGH when any input is HIGH, which allows direct extension into another priority encoder when more than 8 inputs are used.

The device can be used in many applications, such as testing systems and checking system status in control processors and peripheral controllers. It can also be used to generate binary codes from random logic inputs, for addressing ROMs, RAMs, or for multiplexing data.

All unused inputs must be tied LOW to V_{IL} or V_{EE} .




Fig. 1 Block diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0$ V (ground);
 $V_{EE} = -5,2$ V.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature	T_{amb}	-30 to +85 °C
Average propagation delay	tPLH	typ. $\begin{cases} 5,5 \text{ ns} \\ 3,5 \text{ ns} \end{cases}$
Output voltage	V_{OH}	nom. -880 mV
HIGH state	V_{OL}	nom. -1720 mV
LOW state	P_D	typ. 545 mW
Power consumption per package (no load)		

FAMILY DATA see Family Specifications.

PACKAGE OUTLINE (see Package Outlines)

10165N: plastic 16-lead dual in-line (SOT-38).

10165F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Logic function.

FUNCTION TABLE

inputs								outputs			
D0	D1	D2	D3	D4	D5	D6	D7	Q3	Q2	Q1	Q0
H	X	X	X	X	X	X	X	H	L	L	L
L	H	X	X	X	X	X	X	H	L	L	H
L	L	H	X	X	X	X	X	H	L	H	L
L	L	L	H	X	X	X	X	H	L	H	H
L	L	L	L	H	X	X	X	H	H	L	L
L	L	L	L	L	H	X	X	H	H	L	H
L	L	L	L	L	L	H	X	H	H	H	L
L	L	L	L	L	L	L	H	H	H	H	H
L	L	L	L	L	L	L	L	L	L	L	L

D.C. CHARACTERISTICS

 $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	144	131	144	mA	
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,3	μA	see "How to test section"
Input current HIGH	I_{IHmax}	4	390	245	245	μA	
		other inputs	350	220	220	μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	V_{IHmax} on Data V_{ILmin} on clock
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 650	-1 825 -1 615	mV mV mV	V_{ILmin} on Clock input
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	V_{IHC} on Data V_{ILmin} on clock
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	V_{ILC} on Data V_{ILmin} on clock

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}$; $V_{EE} = -3.2 \text{ V}$; $R_L = 50 \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation delay times							
D → Q	$t_{PLH}/$ t_{PHL}	min. max.	2,0 7,0	2,0 7,0	2,0 8,0	ns ns	
C → Q		min. max.	1,5 4,5	1,5 4,0	1,5 4,5	ns ns	
Transition rise and fall time	$t_{THL}/$ t_{TLH}	min. max.	1,1 3,5	1,1 3,3	1,1 3,5	ns ns	20% to 80%
Set-up time	t_s	min.	6,0	6,0	6,0	ns	D → C
Hold time	t_h	min.	1,0	1,0	1,0	ns	

For switching times waveforms see Family Specifications.




Fig. 4 Switching times waveforms data to output.




Fig. 5 Switching times waveforms; set-up and hold times DATA to CLOCK.

Notes

1. Set-up times are the minimum times before the positive transition of the clock pulse (C) that information must be present at the data input (D).
2. Hold-times are the minimum times after the positive transition of the clock pulse (C) that information must remain unchanged at the data input (D).

DUAL TWO-BIT DECODER

one of four lines LOW

The 10171 is a dual two-bit decoder with one common and two individual enable inputs. The common enable (\bar{E}), when HIGH, forces all outputs HIGH.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground);
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA


Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to + 85 °C
Average propagation delay	t_{PLH}	typ. 4,0 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 325 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10171N: plastic 16-lead dual in-line (SOT-38).

10171F: ceramic 16-lead dual in-line (SOT-74).



LOGIC FUNCTIONS

$$Q_{00} = \bar{E} + \bar{E}_0 + A_0 + A_1$$

$$Q_{01} = \bar{E} + \bar{E}_0 + A_0 + \bar{A}_1$$

$$Q_{02} = \bar{E} + \bar{E}_0 + \bar{A}_0 + A_1$$

$$Q_{03} = \bar{E} + \bar{E}_0 + \bar{A}_0 + \bar{A}_1$$

$$Q_{10} = \bar{E} + \bar{E}_1 + A_0 + A_1$$

$$Q_{11} = \bar{E} + \bar{E}_1 + A_0 + \bar{A}_1$$

$$Q_{12} = \bar{E} + \bar{E}_1 + \bar{A}_0 + A_1$$

$$Q_{13} = \bar{E} + \bar{E}_1 + \bar{A}_0 + \bar{A}_1$$

Fig. 3 Logic diagram.

FUNCTION TABLE

enable inputs			inputs		outputs							
\bar{E}	\bar{E}_0	\bar{E}_1	A_0	A_1	Q_{10}	Q_{11}	Q_{12}	Q_{13}	Q_{00}	Q_{01}	Q_{02}	Q_{03}
L	L	L	L	L	L	H	H	H	L	H	H	H
L	L	L	L	H	H	L	H	H	H	L	H	H
L	L	L	H	L	H	H	L	H	H	H	L	H
L	L	L	H	H	H	H	L	H	H	H	H	L
L	L	H	L	L	H	H	H	H	L	H	H	H
L	H	L	L	L	L	H	H	H	H	H	H	H
H	X	X	X	X	H	H	H	H	H	H	H	H

Positive logic: HIGH state = 1
 LOW state = 0

H = HIGH state (the more positive voltage)
 L = LOW state (the less positive voltage)
 X = state is immaterial

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

 $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} ($^{\circ}\text{C}$)			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	85	77	85	mA	see "How to test section"
Input current LOW	$I_{IL\min}$	2*	0,5	0,5	0,3	μA	
Input current HIGH	$I_{IH\max}$	2*	350	220	220	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 880 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	$V_{IH\max}$ on Pin 15 for outputs 6,13
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 720 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	$V_{IL\min}$ on inputs for outputs 6,13
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	V_{IHC} on Pin 15 for outputs 6,13
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	V_{ILC} on Pin 15 for outputs 6,13

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}$; $V_{EE} = -3.2 \text{ V}$; $R_L = 50 \Omega$ to ground

	symbol	pin under test	T_{amb} ($^{\circ}\text{C}$)			unit	remarks
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min. typ. max.	1,5 6,2	1,5 4,0 6,0	1,5 6,4	ns ns ns	50% to 50%
Transition times rise and fall	t_{TLH}/t_{THL}	min. typ. max.	1,0 3,3	1,1 2,0 3,3	1,1 3,4	ns ns ns	20% to 80%

For switching times test circuit and waveforms see Family Specifications.

DUAL TWO-BIT DECODER

one of four lines HIGH

The 10172 is a dual two-bit decoder with one common and two individual enable inputs. The common enable (E), when HIGH, forces all outputs LOW.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground);
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA


Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 4,0 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 325 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINE (see Package Outlines)

10172N: plastic 16-lead dual in-line (SOT-38).

10172F: ceramic 16-lead dual in-line (SOT-74).



LOGIC FUNCTIONS

$$Q_{00} = \overline{\overline{E}} + \overline{\overline{E_0}} + A_0 + \overline{\overline{A_1}}$$

$$Q_{01} = \overline{\overline{E}} + \overline{\overline{E_0}} + A_0 + \overline{\overline{A_1}}$$

$$Q_{02} = \overline{\overline{E}} + \overline{\overline{E_0}} + \overline{\overline{A_0}} + A_1$$

$$Q_{03} = \overline{\overline{E}} + \overline{\overline{E_0}} + \overline{\overline{A_0}} + \overline{\overline{A_1}}$$

$$Q_{10} = \overline{\overline{E}} + \overline{\overline{E_1}} + A_0 + \overline{\overline{A_1}}$$

$$Q_{11} = \overline{\overline{E}} + \overline{\overline{E_1}} + A_0 + \overline{\overline{A_1}}$$

$$Q_{12} = \overline{\overline{E}} + \overline{\overline{E_1}} + \overline{\overline{A_0}} + A_1$$

$$Q_{13} = \overline{\overline{E}} + \overline{\overline{E_1}} + \overline{\overline{A_0}} + \overline{\overline{A_1}}$$

Fig. 3 Logic function.

FUNCTION TABLE

enable inputs			inputs		outputs							
E	E ₁	E ₀	A ₀	A ₁	Q ₁₀	Q ₁₁	Q ₁₂	Q ₁₃	Q ₀₀	Q ₀₁	Q ₀₂	Q ₀₃
L	H	H	L	L	H	L	L	L	H	L	L	L
L	H	H	L	H	L	H	L	L	L	H	L	L
L	H	H	H	L	L	L	H	L	L	L	H	L
L	H	H	H	H	L	L	L	H	L	L	L	H
L	L	H	L	L	H	L	L	L	L	L	L	L
L	H	L	L	L	L	L	L	L	H	L	L	L
H	X	X	X	X	L	L	L	L	L	L	L	L

Positive logic: HIGH state = 1
 LOW state = 0

H = HIGH state (the more positive voltage)
 L = LOW state (the less positive voltage)
 X = state is immaterial

RATINGS see Family Specifications.




Fig. 4 Switching times test circuit.

For switching times waveform see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V (ground)}; V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	85	77	85	mA	see "How to test section"
Input current LOW	$I_{IL\min}$	2*	0,5	0,5	0,3	μA	
Input current HIGH	$I_{IH\max}$	2*	350	220	220	μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	$V_{IH\max}$ on pins 2, 14 for outputs 6, 13
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	$V_{IL\min}$ on pins 2,14 for outputs 6,13
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	V_{IHC} on pins 2,14 for outputs 6,13
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	V_{ILC} on pins 2,14 for outputs 6,13

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	remarks
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min. typ. max.	1,5 6,2	1,5 4,0 6,0	1,5 6,4	ns ns ns	50% to 50%
Transition times rise and fall	t_{TLH}/t_{THL}	min. typ. max.	1,0 3,3	1,1 2,0 3,3	1,1 3,4	ns ns ns	20% to 80%

For switching times waveform see Family Specifications.

QUADRUPLE MULTIPLEXER

The 10173 is a quadruple 2-input multiplexer with latched outputs. Each multiplexer has two inputs, selected by the common data select input (D_S). Outputs are latched when the clock is HIGH. All unused inputs must be tied LOW to V_{IL} or V_{EE} .




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;

$V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}		-5,2 V
Operating ambient temperature range	T_{amb}		-30 to +85 °C
Average propagation delay	t_{PLH}	typ.	2,5 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	275 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see Package Outlines)

10173N: plastic 16-lead dual in-line (SOT-38).

10173F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one multiplexer).




Fig. 4 Logic function.

FUNCTION TABLE

D _S	C	Q _n + 1
H	L	D ₁
L	L	D ₂
X	H	Q _n

Positive logic: HIGH state = 1
 LOW state = 0

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

RATINGS see Family Specifications.




Fig. 5 Switching times waveforms.

Conditions for input signal: $t_r = t_f = 2,0 \text{ ns}$ (20% to 80%); $V_{IH} = +1,11 \text{ V}$; $V_{IL} = +0,31 \text{ V}$.

D.C. CHARACTERISTICS

 $V_{CC} = 0 \text{ V (ground)}$; $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	conditions
			-30	+25	+95		
Supply current	$I_{EE\max}$	8	73	66	73	mA	see "How to test section"
Input current LOW	$I_{IL\min}$	3*	0,5	0,5	0,3	μA	
Input current HIGH	$I_{IH\max}$	7,9 3,4,5,6,10,11 12,13	400 470 470	250 295 295	250 295 295	μA μA μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 880 - 890	- 960 - 880 - 810	- 890 - 890 - 700	mV mV mV	Data at $V_{IH\max}$ C and D_S at $V_{IL\min}$
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675 -1 675	-1 850 -1 720 -1 650	-1 825 -1 825 -1 615	mV mV mV	Data, C and D_S at $V_{IL\min}$
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	Data at V_{IHC} C, D_S at V_{ILC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	Data, C and D_S at V_{ILC}

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega$ to ground

	symbol	pin under test	$T_{amb} \text{ (}^\circ\text{C)}$			unit	remarks
			-30	+25	+85		
Rise and fall propagation delay times	t_{PLH} t_{PHL}						
D → Q		min. max.	0,8 3,7	1,0 3,5	1,1 5,3	ns ns	Data
C → Q		min. max.	1,6 7,2	1,6 6,8	1,4 6,8	ns ns	Clock
$D_S \rightarrow Q$		min. max.	1,1 6,2	1,3 5,7	1,2 6,7	ns ns	Select
Rise and fall transition time	t_{TLH} t_{THL}	min. max	1,2 4,0	1,5 3,5	1,4 4,0	ns ns	between 20% and 80%
Rise time clock drive	t_{TLH}	min. max.	1,2 5,0	1,5 4,5	1,4 5,0	ns ns	between 20% and 80%
Set-up time							
D → C	t_{DSC}	min	2,0	2,0	2,0	ns	
$D_S \rightarrow C$	t_{DSSC}	min.	3,0	3,0	3,0	ns	
Hold time							
C → D	t_{CHD}	min.	2,5	2,5	2,5	ns	
C → D_S	t_{CHDS}	min.	1,5	1,5	1,5	ns	

For switching times test circuit see Family Specifications.

DUAL 4 TO 1 MULTIPLEXER

The 10174 performs two 4-input multiplexer functions. The output of each multiplexer reflects one of the 4 data inputs determined by the states on the two select inputs. An enable input is provided for easy bit expansion by wire-ORing several multiplexers. Each output will go LOW with the enable input in the HIGH state. Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground);
 $V_{EE} = -5,2 \text{ V}$.

A, B: select inputs
 D₀₀ to D₀₃: data inputs for Q₀
 D₁₀ to D₁₃: data inputs for Q₁
 E: enable input

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-3,0 to +85 °C
Average propagation delay	t_{PLH}	typ. 3,0 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 310 mW

PACKAGE OUTLINES (see Package Outlines).

10174N: plastic 16-lead dual in-line (SOT-38).

10174F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Logic function.

FUNCTION TABLE

inputs			outputs	
A	B	\bar{E}	Q_0	Q_1
L	L	L	D ₀₀	D ₁₀
L	H	L	D ₀₂	D ₁₂
H	L	L	D ₀₁	D ₁₁
H	H	L	D ₀₃	D ₁₃
X	X	H	L	L

Positive logic:

H = HIGH state

(the more positive voltage) = 1

L = LOW state

(the less positive voltage) = 0

X = state is immaterial

FAMILY DATA and **RATINGS** see Family Specifications.

For **switching times waveforms** see Family Specifications




Fig. 4 Switching times test circuit.

D.C. CHARACTERISTICS

 $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} ($^{\circ}\text{C}$)			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	80	73	80	mA	see "How to test section"
Input current LOW	$I_{IL\min}$	3*	0,5	0,5	0,3	μA	
Input current HIGH	$I_{IH\max}$	14 other pins	525 350	310 220	330 220	μA μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	For output 2 pin 3 at $V_{IH\max}$ (See note 1)
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	For output 2 pin 14 at $V_{IH\max}$ (See note 1)
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	For output 2 pin 13 at V_{IHC} (See note 1)
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	For output 2 pin 14 at V_{ILC} (See note 1)

Note 1: Non-specified input pins should be connected to $V_{IL\min}$.

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	remarks
			-30	+25	+85		
Propagation delay times							
D \rightarrow Q	$t_{PLH}/$ t_{PHL}	min.	1,4	1,5	1,4	ns	50% to 50%
		max.	4,8	4,5	4,8	ns	
A;B \rightarrow Q		min.	1,9	2,0	2,1	ns	
		max.	6,4	6,0	6,4	ns	
$\bar{E} \rightarrow$ Q		min.	1,0	1,0	0,9	ns	
		max.	3,1	2,9	3,2	ns	
Transition rise and fall time	$t_{TLH}/$ t_{THL}	min.	1,0	1,1	1,1	ns	20% to 80%
		max.	3,4	3,3	3,6	ns	

For switching times waveforms see Family Specifications.

QUINT D-LATCH

The 10175 includes five D-latches with common reset and two wired-OR common clock inputs. When the clock is in the HIGH state, any change of the data input does not affect the output state. When the clock is in the LOW state, any change of the data input is transferred at the output. The outputs are latched on the positive transition of the clock. The reset input is enabled only when the clock is HIGH. All unused inputs must be tied LOW to V_{IL} or V_{EE} .




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 2,5 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 400 mW

PACKAGE OUTLINES (see Package Outlines)

10175N: plastic 16-lead dual in-line (SOT-38).

10175F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one latch).




Fig. 4 Logic function.

FUNCTION TABLE

\bar{C}_0	\bar{C}_1	R	D	Q_{n+1}
L	L	X	L	L
L	L	X	H	H
H	X	L	X	Q_n
X	H	L	X	Q_n
H	X	H	X	L
X	H	H	X	L

Positive logic:

H = HIGH state (the more positive voltage) = 1

L = LOW state (the less positive voltage) = 0

X = state is immaterial

FAMILY DATA and RATINGS see Family Specifications




Fig. 5 Switching times waveforms.

D.C. CHARACTERISTICS

 $V_{CC} = 0 \text{ V (ground)}$; $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	107	97	107	mA	see "How to test section"
Input current LOW	$I_{IL\min}$	5*	0,5	0,5	0,3	μA	
Input current HIGH	$I_{IH\max}$	11 5,6,7,9, 10,12,13	1000 460 460	650 290 290	650 290 290	μA μA μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	For Q_n, D_n at $V_{IH\max}$ Other inputs at $V_{IL\min}$
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	All inputs at $V_{IL\min}$
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	For Q_n, D_n at V_{IHC} Other inputs at $V_{IL\min}$
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	For Q_n, D_n at V_{ILC} Other inputs at $V_{IL\min}$

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	$T_{amb}\ (^\circ\text{C})$			unit	remarks
			-30	+25	+85		
Rise and fall propagation delay times	t_{PLH} t_{PHL}						
D → Q		min. max.	1,0 3,6	1,0 3,5	1,0 3,6	ns ns	Data to output
C → Q		min. max.	1,0 4,7	1,0 4,3	1,0 4,4	ns ns	Clock to output
R → Q		min. max.	1,0 4,0	1,0 3,9	1,0 4,2	ns ns	Reset to output
Rise and fall transition time	t_{TLH} t_{THL}	min. max.	1,0 3,6	1,1 3,5	1,1 3,7	ns ns	between 20% and 80%
Set-up time	T_s	min.	2,5	2,5	2,5	ns	
Hold time	T_h	min.	1,5	1,5	1,5	ns	

Notes: Propagation delay from reset to output. Output latched on a HIGH state prior to test.

Set-up times are the minimum times before the positive transition of the clock pulse (C) that information must be held at the data inputs (D).

Hold times are the minimum times after the positive transition of the clock pulse (C) that information must be held at the data inputs (D).

For switching times test circuit and waveforms see Family Specifications.

HEX D-TYPE MASTER-SLAVE FLIP-FLOP

The 10176 includes six high speed master-slave D-type flip-flops with one common input clock for all six. Data enters into the master during the LOW state of the clock and is transferred to the slave during the positive-going clock transition. Due to the master-slave structure of the device, a change in the information present at the data (D) input will not modify the output information at any other time. All unused inputs must be tied LOW to V_{IL} or V_{EE} .




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to + 85 °C
Clock frequency	f_c	typ. 150 MHz
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 460 mW

PACKAGE OUTLINES (see Package Outlines)

10176N: plastic 16-lead dual in-line (SOT-38).

10176F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Logic diagram (one flip-flop).

FUNCTION TABLE

C	D	Q_{n+1}
L	X	Q_n
H	L	L
H	H	H

Positive logic: HIGH state = 1
 LOW state = 0

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

C at LOW state; data enters into the master. A clock H means a clock transition from a LOW to a HIGH state; data transfer to the slave output.

RATINGS and FAMILY DATA see Family Specifications.

D.C. CHARACTERISTICS


 $V_{CC} = 0$ V (ground); $V_{EE} = -5.2$ V

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	121	110	121	mA	
Input current LOW	I_{ILmin}	5*	0,5	0,5	0,3	μ A	see "How to test section"
Input current HIGH	I_{IHmax}	9	495	310	310	μ A	
		other pins	350	220	220	μ A	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 880 - 890	- 960 - 880 - 810	- 890 - 890 - 700	mV mV mV	All inputs at V_{IHmax} (Note 1)
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 720 -1 675	-1 850 -1 720 -1 650	-1 825 -1 825 -1 615	mV mV mV	All inputs at V_{ILmin} (Note 1)
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	One input at V_{IHC} (Note 1)
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	One input at V_{ILC} (Note 1)

Note 1: Output level to be measured after a clock pulse has been applied



A.C. CHARACTERISTICS
 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under test	T _{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation delay times	t _{PLH} /	min.	1,6	1,6	1,6	ns	50% to 50%
	t _{PHL}	max.	4,6	4,5	5,0	ns	
Transition times rise and fall	t _{TLH} /	min.	1,0	1,1	1,1	ns	20% to 80%
	t _{THL}	max.	4,1	4,0	4,4	ns	
Set-up time D → C	t _{DSC}	min.	2,5	2,5	2,5	ns	
Hold time C → D	t _{CHD}	min.	1,5	1,5	1,5	ns	
Clock frequency	f _c	min.	125	125	125	MHz	

For switching times test circuit and waveforms see Family Specifications.

LOOK-AHEAD CARRY BLOCK

The 10179 is a look-ahead carry block. It can be used in conjunction with the 10181 4-bit arithmetic/logic unit to perform a high order look-ahead carry, in applications requiring high speed arithmetic operation on long words.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Block diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0$ V (ground);

$V_{EE} = -5,2$ V.

C_n : carry input
 P_2 to P_4 : carry propagate inputs
 G_1 to G_4 : carry generate inputs
 C_{n+2} ; C_{n+4} : carry outputs
 P_G : carry propagate output*
 G_G : carry generate output*

* For higher order look-ahead extension.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 300 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see Package Outlines)

10179N: plastic 16-lead dual in-line (SOT-38).

10179F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Logic diagram.

LOGIC FUNCTION

$$P_G = P_1 + P_2 + P_3 + P_4$$

$$G_G = G_4 (G_3 + P_4) (G_2 + P_3 + P_4) (G_1 + P_2 + P_3 + P_4)$$

$$C_{n+2} = G_2 (G_1 + P_2) (C_n + P_1 + P_2)$$

$$C_{n+4} = G_4 (G_3 + P_4) (G_2 + G_3 + P_4) (G_1 + P_2 + P_3 + P_4) (C_n + P_1 + P_2 + P_3 + P_4)$$

In positive logic: H = HIGH state (the more positive voltage) = 1

L = LOW state (the less positive voltage) = 0

The overall carry function is invariant with the polarity (positive or negative) of the logic if the P and G inputs are interchanged.

RATINGS see Family Specifications

D.C. CHARACTERISTICS

 $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	79	72	79	mA	see "How to test section"
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	5,9	360	225	225	μA	
		4,7,11	430	270	270	μA	
		14	565	355	355	μA	
		12 10,13	630 700	395 440	395 440	μA μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	For output 2 pins 4, 5, 7, 9 at V_{IHmax}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	For output 2 pins 4, 7, 7, 9 at V_{ILmin}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	For output 2 pin 13 at V_{IHmax} pin 5 at V_{IHC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	For output 2 pin 13 at V_{IHmax} pin 5 at V_{ILC}

A.C. CHARACTERISTICS
 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega$ to ground

	symbol	pin under test	T _{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation delay times							
P → P _g	t _{PLH} / t _{PHL}	min.	1,0	1,0	1,0	ns	
		max.	3,7	3,5	3,9	ns	
C _n → C		min.	1,0	1,0	1,0	ns	
		max.	5,8	4,5	6,1	ns	
G → C		min.	1,0	1,0	1,0	ns	
		max.	5,8	5,5	6,1	ns	
G → G _g		min.	1,0	1,0	1,0	ns	
		max.	5,8	5,5	6,1	ns	
P → G _g		min.	1,0	1,0	1,0	ns	
		max.	5,8	5,5	6,1	ns	
Transition rise and fall time	t _{THL} / t _{TLH}	min.	1,1	1,1	1,1	ns	
		typ.		2,5			
		max.	3,7	3,5	3,9	ns	

For switching times test circuit and waveforms see Family Specifications.

DUAL 2-BIT ADDER/SUBTRACTOR

The 10180 is a high-speed, low power, general purpose adder/subtractor. Inputs for each adder are: Carry-in, Operand A, Operand B. Outputs are: Sum, \bar{S} um and Carry-out.

Common select inputs act as control lines to invert A or B for subtract. A very high speed of operation is possible with Operand in the Sum or Carry-out propagation delay of 4,5 ns, and Carry-in to Carry-out propagation delay of 2,2 ns.

The 10180 is designed to be used in special purpose adders/subtractors or in high speed multiplier arrays.

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Block diagram.




Fig. 2 Pin designation.

$V_{CC} = 0\text{ V (ground)}$

$V_{EE} = -5,2\text{ V}$

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay Address to C_{OUT}	t_{PLH}	typ. 4,5 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 360 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10180N: plastic 16-lead dual in-line (SOT-38).

10180F: ceramic 16-lead dual in-line (SOT-74).

FUNCTION SELECT TABLE

Sel _A	Sel _B	functions S
H	H	A + B + C _I
H	L	C _I + A - B
L	H	C _I + B - A
L	L	C _I - A - B

Positive logic: HIGH state = 1
 (the more positive voltage)
 LOW state = 0
 (the less positive voltage)

Positive logic only

$$A' = A \oplus \text{Sel}_A = A \odot \text{Sel}_A$$

$$B' = B \oplus \text{Sel}_B = B \odot \text{Sel}_B$$

Both positive and negative logic

$$S = \overline{C_{in}} (\overline{A'} B' + A' \overline{B'}) + C_{in} (A' B' + \overline{A'} \overline{B'})$$

$$C_{out} = C_{in} A' + C_{in} B' + A' B'$$

FUNCTION TABLE

function	inputs					outputs			
	Sel _A	Sel _B	A	B	C _{in}	S	\overline{S}	C _{out}	
ADD (A + B + C _I)	H	H	L	L	L	L	H	L	
	H	H	L	L	H	H	L	L	
	H	H	L	H	L	H	L	L	
	H	H	L	H	H	L	H	H	
	H	H	H	L	L	H	L	L	
	H	H	H	L	H	L	H	H	
	H	H	H	H	L	L	H	H	
	H	H	H	H	H	H	L	H	
SUBTRACT (C _I + A - B)	H	L	L	L	L	H	L	L	
	H	L	L	L	H	L	H	H	
	H	L	L	H	L	L	H	L	
	H	L	L	H	H	H	L	L	
	H	L	H	L	L	L	H	H	
	H	L	H	L	H	H	L	H	
	H	L	H	H	L	H	L	L	
	H	L	H	H	H	H	L	H	
Reverse SUBTRACT (C _I + B - A)	L	H	L	L	L	H	L	L	
	L	H	L	L	H	L	H	H	
	L	H	L	H	L	L	H	H	
	L	H	L	H	H	H	L	L	
	L	H	H	L	L	L	H	L	
	L	H	H	L	H	H	L	L	
	L	H	H	H	L	H	L	L	
	L	H	H	H	L	H	L	L	
	L	H	H	H	H	L	H	H	
	(C _I - A - B)	L	L	L	L	L	L	H	H
		L	L	L	L	H	H	L	H
		L	L	L	H	L	H	L	L
L		L	L	H	H	L	H	L	
L		L	L	H	H	L	H	H	
L		L	H	L	L	H	L	L	
L		L	H	L	H	L	H	H	
L		L	H	H	L	L	H	L	




Fig. 3 Logic function (one adder/subtractor).

RATINGS see Family Specifications




Fig. 4 Switching times test circuit.

Input pulse condition: $t_r = t_f = 2,0 \pm 0,2$ ns (20 to 80%)

For switching times waveforms see Family Specifications.

D.C. CHARACTERISTICS

 $V_{CC} = 0$ V (ground); $V_{EE} = -5.2$ V

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	95	86	95	mA	see "How to test section"
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,3	μ A	
Input current HIGH	I_{IHmax}	5,6,10,11 7,9 4,12	350 460 590	220 290 370	220 290 370	μ A μ A μ A	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 880 - 890	- 960 - 880 - 810	- 890 - 825 - 700	mV mV mV	All input/output combination in accordance with the function table. Input conditions: V_{ILmin} or V_{IHmax} for V_{OH} and V_{OL} . V_{ILC} or V_{IHC} for V_{OHC} and V_{OLC}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 720 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615 -1 615	mV mV mV	
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	remarks
			-30	+25	+85		
Propagation delay rise and fall times	t_{PLH} t_{PHL}						
A \rightarrow C _{out}		min.	1,3	1,3	1,1	ns	Operand to output
SEL \rightarrow C _{out}		max.	5,8	5,4	5,8	ns	Select to output
C _i \rightarrow C _{out}		min.	1,0	1,0	0,9	ns	Carry in to out
		max.	3,4	3,3	3,6	ns	
Transition rise and fall times	t_{TLH} t_{THL}	min.	1,0	1,1	1,1	ns	between 20% and 80%
		max.	3,8	3,7	3,9	ns	

For switching times waveforms see Family Specifications.

4-BIT ARITHMETIC/LOGIC UNIT

The 10181 is a high-speed arithmetic logic unit. It performs 16 logic operations and 16 arithmetic operations on two 4-bit words. Arithmetic or logic mode of operation is selected by the mode control input (M). Arithmetic logic operations are selected by a 4-bit select input (S_0 to S_3) in accordance with the function table. The device provides a group carry propagate (P_G) and a carry generate (G_G) for high-speed operations on very long words, using a 10179 as a high order look-ahead carry block. The internal carry is enabled while the mode control input (M) is LOW (arithmetic operation). Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Block diagram.

Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0$ V (ground);
 $V_{EE} = -5,2$ V.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 4,2 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 600 mW

PACKAGE OUTLINES (see Package Outlines)

10181N: plastic 24-lead dual in-line (SOT-101).

10181F: ceramic 24-lead dual in-line (SOT-149).




Fig. 3 Logic diagram.

PIN NAMES

- | | |
|---|--------------------------------|
| A_0 to A_3 : word inputs | C_n : carry input |
| B_0 to B_3 : word inputs | C_{n+4} : carry output |
| S_0 to S_3 : function select inputs | P_G : carry propagate output |
| M : mode control input | G_G : carry generate output |
| F_0 to F_3 : data outputs | |

FUNCTION TABLE

function select inputs				logic function mode	arithmetic operation mode
S_3	S_2	S_1	S_0	F (M = HIGH)	F (M = LOW; $C_n = \text{LOW}$)
L	L	L	L	\bar{A}	A
L	L	L	H	$\bar{A} + \bar{B}$	A plus ($A \cdot \bar{B}$)
L	L	H	L	$\bar{A} + B$	A plus ($A \cdot B$)
L	L	H	H	logic "1"	A times 2
L	H	L	L	$\bar{A} \cdot \bar{B}$	(A+B) plus 0
L	H	L	H	\bar{B}	(A+B) plus ($A \cdot \bar{B}$)
L	H	H	L	$AB + \bar{A}\bar{B}$	A plus B
L	H	H	H	$A + \bar{B}$	A plus (A+B)
H	L	L	L	$\bar{A} \cdot B$	(A+B) plus 0
H	L	L	H	$A\bar{B} + \bar{A}B$	A minus B minus 1
H	L	H	L	B	(A+B) plus ($A \cdot B$)
H	L	H	H	A + B	A plus (A+B)
H	H	L	L	logic "0"	minus 1 (two's complement)
H	H	L	H	$A \cdot \bar{B}$	(A+B) minus 1
H	H	H	L	AB	(A·B) minus 1
H	H	H	H	A	A minus 1

Positive logic: H = HIGH state (the more positive voltage) = 1
 L = LOW state (the less positive voltage) = 0

RATINGS and FAMILY DATA see Family Specifications.




Fig. 4 Switching times test circuit.

7264869

D.C. CHARACTERISTICS

 $V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} ($^{\circ}\text{C}$)			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	12	159	145	159	mA	see "How to test Section"
Input current LOW	$I_{IL\min}$	9	0.5	0.5	0.3	μA	
Input current HIGH	$I_{IH\max}$	9,11,19,20	390	245	245	μA	
		10,16,18,21	350	220	220	μA	
		23	320	200	200	μA	
		13,14,15,17	425	265	265	μA	
		22	460	290	290	μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min.	-1 060	- 960	- 890	mV	All input/output combination in accordance with the function table. Input condition: $V_{IH\max}$ or $V_{IL\min}$ for V_{OH} and V_{OL} , $V_{IH\text{C}}$ or $V_{IL\text{C}}$ for $V_{OH\text{C}}$ and $V_{OL\text{C}}$
		typ.		- 860		mV	
		max.	- 890	- 810	- 700	mV	
Output voltage LOW	V_{OL}	min.	-1 890	-1 850	-1 825	mV	
		typ.		-1 720		mV	
		max.	-1 675	-1 650	-1 615	mV	
Output threshold voltage HIGH	$V_{OH\text{C}}$	min.	-1 080	- 980	- 910	mV	
Output threshold voltage LOW	$V_{OL\text{C}}$	max.	-1 655	-1 630	-1 595	mV	

See also Family Specifications **switching times test circuit and waveforms**.

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	$T_{amb} (^\circ\text{C})$						unit	remark
		-30		+25		+85			
		min.	max.	min.	max.	min.	max.		
propagation delay rise and fall times	t_{PLH} t_{PHL}								
$C_n \rightarrow C_{n+4}$		1,0	5,1	1,1	5,0	1,1	5,4	ns	
$C_n \rightarrow F$		1,7	7,2	2,0	7,0	2,0	7,5	ns	
$A \rightarrow F$		2,6	10,4	3,0	10,0	3,0	10,8	ns	
$A \rightarrow P_g$		1,6	7,0	2,0	6,5	2,0	7,0	ns	
$A \rightarrow G_g$		1,1	7,4	2,0	7,0	1,3	7,7	ns	
$A \rightarrow C_{n+4}$		1,7	7,3	2,0	7,0	2,0	7,8	ns	
$B \rightarrow F$		2,7	11,3	3,0	11,0	3,0	11,9	ns	
$B \rightarrow P_g$		1,6	7,7	2,0	7,5	2,0	8,0	ns	
$B \rightarrow G_g$		1,7	8,2	2,0	8,0	2,0	8,6	ns	
$B \rightarrow C_{n+4}$		1,8	8,2	2,0	8,0	2,0	8,7	ns	
$M \rightarrow F$		2,4	10,3	3,0	10,0	3,0	10,8	ns	
$S \rightarrow F$		2,5	10,7	3,0	10,0	3,0	10,8	ns	
$S \rightarrow P_g$		1,7	8,3	2,0	8,0	2,0	8,4	ns	
$S \rightarrow G_g$		1,5	9,6	2,0	9,0	1,9	9,7	ns	
$S \rightarrow C_{n+4}$		1,6	9,3	2,0	9,0	2,0	9,9	ns	
Transition rise and fall times	t_{TLH} t_{THL}								
Output C_{n+4}	C_n	1,0	3,2	1,0	3,0	1,0	3,2	ns	
	A	1,0	3,1	1,0	3,0	1,0	3,2	ns	
	B	0,9	3,1	1,0	3,0	1,0	3,2	ns	
	S	0,9	5,3	1,1	5,0	1,0	5,2	ns	
Output F	C_n	1,3	5,3	1,5	5,0	1,5	5,3	ns	
	A	1,3	5,4	1,5	5,0	1,5	5,3	ns	
	B	1,2	5,3	1,5	5,0	1,5	5,3	ns	
	M	1,1	5,1	1,5	5,0	1,5	5,3	ns	
	S	1,0	5,4	1,5	5,0	1,5	5,4	ns	
Output P_g	A	0,8	3,7	1,1	3,5	1,1	3,8	ns	
	B	1,0	3,6	1,1	3,5	1,1	3,9	ns	
	S	0,8	5,1	1,1	5,0	1,1	5,2	ns	
Output G_g	A	1,2	5,1	1,5	5,0	1,2	5,3	ns	
	B	1,4	5,2	1,5	5,0	1,2	5,4	ns	
	S	0,8	6,2	0,8	6,0	0,8	6,5	ns	

HEX BUFFER WITH ENABLE

The 10188 includes six buffers offering individual inputs and outputs and a common enable input, driving all outputs LOW. Each input is connected to V_{EE} via a pull-down resistor resulting in high input impedance and eliminating need of connecting unused inputs LOW.

Due to open emitter outputs the 10188 features OR capability with high fan-out for driving 50Ω lines.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground);
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 2,0 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 170 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (See Package Outlines)

10188N: plastic 16-lead dual in-line (SOT-38).

10188F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Logic diagram (one buffer).

FUNCTION TABLE

inputs		output
\bar{E}	G_n	Q_n
L	L	L
L	H	H
H	X	L

LOGIC FUNCTION

$$Q_n = G_n \cdot \bar{E}$$

Positive logic:

H = HIGH state (the more positive voltage) = 1

L = LOW state (the less positive voltage) = 0

X = state is immaterial

RATINGS see Family Specifications

For switching times test circuit and waveform see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	46	42	46	mA	see "How to test Section"
Input current	I_{ILmin}	5*	0,5	0,5	0,3	μA	
Input current	I_{IHmax}	9	460	290	290	μA	
		other inputs	425	265	265	μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	\bar{E} at V_{ILmin} Other inputs at V_{IHmax}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	V V V	All inputs at at V_{ILmin}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	One input at V_{IHC} Other inputs at V_{ILmin}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	V	One input at V_{ILC}

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min. typ. max.	1,0 3,3	1,0 2,0 2,9	1,0 3,3	ns ns ns	Data to output
$\bar{E} \rightarrow Q_n$							
Transition times rise and fall	t_{TLH}/t_{THL}	min. typ. max.	1,1 3,7	1,1 2,0 3,3	1,1 3,7	ns ns	20% to 80%

For switching times test circuit and waveform see Family Specifications.

HEX INVERTER WITH ENABLE

The 10189 includes six inverters offering individual inputs and outputs and a common enable input, driving all outputs LOW. Each input is connected to V_{EE} via a pull-down resistor resulting in high input impedance and eliminating the need of tying unused inputs LOW. Due to open emitter outputs the 10189 features OR capability with high fan-out for driving $50\ \Omega$ lines.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0\text{ V (ground)}$;
 $V_{EE} = -5,2\text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 2 ns
Output voltage HIGH state	V_{OH}	nom. -880 mV
Output voltage LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 180 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10189N: plastic 16-lead dual in-line (SOT-38).

10189F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Logic diagram (one inverter).

LOGIC FUNCTION

$$Q_n = \overline{G_n + \bar{E}}$$

Positive logic

H = HIGH state (the more positive voltage) = 1

L = LOW state (the less positive voltage) = 0

RATINGS see Family Specifications**D.C. CHARACTERISTICS** $V_{CC} = 0$ V (ground); $V_{EE} = -5.2$ V

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	44	40	44	mA	
Input current LOW	I_{ILmin}	5*	0,5	0,5	0,3	μ A	see "How to test Section"
Input current	I_{IHmax}	9	890	555	555	μ A	
		other pins	425	265	265	μ A	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 880 - 890	- 960 - 880 - 810	- 890 - 810 - 700	mV mV mV	All inputs at V_{ILmin}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 720 -1 675	-1 850 -1 720 -1 650	-1 825 -1 720 -1 615	mV mV mV	\bar{E} at V_{IHmax} Other inputs at V_{ILmin}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	One input at V_{ILC} Other inputs at V_{ILmin}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	One input at V_{IHC}

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega$ to ground

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	remarks
			-30	+25	+85		
Propagation delay times							
$G_n \rightarrow Q_n$	t_{PLH}/t_{PHL}	min.	1,0	1,0	1,0	ns	Data to output
		typ.		2,0		ns	
		max.	3,3	2,9	3,3	ns	
$\bar{E} \rightarrow Q_n$		min.	1,1	1,1	0,1	ns	Enable to output
		max.	3,9	3,5	3,9	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	1,1	1,1	1,1	ns	20% to 80%
		typ.		2,0			
		max.	3,6	3,3	3,7	ns	

For switching times test circuit and waveform see Family Specifications.

HEX ECL-MST TRANSLATOR

It includes six gates offering individual inputs and outputs and a common enable input, driving all outputs LOW when in the HIGH state. Each input is connected to V_{EE} via a pull-down resistor. emitter outputs the 10191 features OR capability with high fan-out for driving $50\ \Omega$ lines.




Fig. 1 Circuit diagram.




Fig. 2 Pinning diagram.

$V_{CC2} = +1,25\text{ V}$
 $V_{EE} = -5,2\text{ V}$.
 $V_{CC1} = 0\text{ V (ground)}$

QUICK REFERENCE DATA

Supply voltage	V_{EE}	$-5,2 \pm 10\% \text{ V}$
Operating ambient temperature range	T_{amb}	$-30 \text{ to } +85\ \text{°C}$
Average propagation delay	t_{PLH}	typ. $2,2\ \text{ns}$
Power consumption per package (no load)	P_D	typ. $180\ \text{mW}$

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10191N: plastic 16-lead dual in-line (SOT-38).

10191F: ceramic 16-lead dual in-line (SOT-74).



7275721

Fig. 3 Logic diagram (one gate).

LOGIC FUNCTION

$Q_n = G_n \cdot \bar{E}$

FUNCTION TABLE

inputs		output
\bar{E}	G_n	Q_n
L	L	L
L	H	H
H	X	L

Positive logic

H = HIGH state (the more positive voltage) = 1

L = LOW state (the less positive voltage) = 0

X = state is immaterial




Fig. 4 Transfer characteristics.




Fig. 5 Switching time test circuit.

Input pulse condition $t_{TLH} = t_{THL} = 2,0 \pm 0,2 \text{ ns}$ (20 to 80%).




Fig. 6 Switching times waveforms.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$; $V_{CC2} = +1.25 \text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	39	35	39	mA	see "How to test Section"
	I_{CCmax}	1	23	23	23	mA	
Input current LOW	I_{ILmin}	5*	0,5	0,5	0,3	μA	
Input current	I_{IHmax}	9	425	265	265	μA	
		other pins	390	245	245	μA	

* Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min.	374	440	548	mV	For output: 2 pin 7 at V_{IHmax} and pin 9 at V_{ILmin}
		max.	156	255	327	mV	
Output voltage LOW	V_{OL}	min.	-523	-490	-454	mV	For each output Pin 9 at V_{ILmin}
		max.	-323	-290	-254	mV	
Output threshold voltage HIGH	V_{OHC}	min.	136	235	307	mV	For output 2: pin 7 at V_{IHC} and pin 9 at V_{ILmin}
Output threshold voltage LOW	V_{OLC}	max.	-303	-270	-234	mV	For output 2: pin 7 at V_{ILC} and pin 9 at V_{ILmin}

A.C. CHARACTERISTICS $V_{CC1} = \text{ground}$; $V_{EE} = -5.2 \text{ V}$; $V_{CC2} = 1.25 \text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation delay times $G_n \rightarrow Q_n$	t_{PLH}/t_{PHL}	min.	1,0	1,0	1,0	ns	Data to output
		typ.		2,2		ns	
		max.	3,6	3,4	3,7	ns	
$\bar{E} \rightarrow Q_n$		min.	1,0	1,0	1,0	ns	Enable to output
		max.	4,7	4,5	5,0	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	1,1	1,1	1,1	ns	20% to 80%
		typ.	4,5	4,3	4,7	ns	

For switching times test circuit and waveforms see Fig. 5 and 6.

QUADRUPLE CURRENT-MODE BUS DRIVER




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC} = 0$ V (ground); $V_{EE} = -5,2$ V.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PHL}/t_{PLH}	typ. 4,0 ns
Power consumption per package (no load)	P_D	typ. 490 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see Package Outlines)

10192N: plastic 16-lead dual in-line (SOT-38).

10192F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Simplified circuit diagram.
 A = 16 mA switched current source.
 V_T should not exceed +5,5 V
 and R_L and V_T should be
 chosen so that V_Q does not go
 more negative than -2,4 V




Fig. 4 Logic function.

Basic driver operation.

$$V_{OH} = V_T$$

$$V_{OL} = V_T - 0,016 \cdot R_L \text{ (typ.)}$$

Function table

inputs		output			
		current		voltage	
\bar{E}	G	\bar{Q}	Q	\bar{Q}	Q
L	L	L	H	H	L
L	H	H	L	L	H
H	X	L	L	H	H


Positive logic HIGH state = 1
 LOW state = 0

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

FAMILY DATA and RATINGS see Family Specifications.



input pulse

$$t_r = t_f = 2,0 \pm 0,2 \text{ ns (20 to 80\%)}$$

Fig. 5 Switching times test circuit.

$V_{CC} = 0 \text{ V (ground)}$; $V_{EE} = -5,2 \text{ V}$.




Fig. 6 Switching times waveforms.

Notes

1. Non-specified input pins should be connected to V_{ILmin} or left open.
2. Input and output cables to the oscilloscope are 50Ω coaxial cables with equal length.
3. Input impedance of the oscilloscope is 50Ω .
4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.

D.C. CHARACTERISTICS

$$V_{CC1} = V_{CC2} = \text{ground}; V_{EE} = -5,2 \text{ V}$$

	symbol	$T_{\text{amb}} (^{\circ}\text{C})$			unit	remarks
		-30	+25	+85		
Input current HIGH	I_{IH} max.	510	320	330	μA	
Input current LOW	I_{IL} min.	0,5	0,5	0,3	μA	
Supply current	I_{EE} max.	72	65	72	mA	
Output current HIGH	I_{OH} min. max.	13,5	14,0	14,0	mA	For non-inverted output $V_I = V_{IH\text{max}}$; $R_L = 50 \Omega$ to ground For inverted output $V_I = V_{IL\text{min}}$; $R_L = 50 \Omega$
		18,0	18,0	18,5	mA	
LOW	I_{OL} max.	1,0	1,0	1,0	mA	Reverse conditions at input level
Output voltage LOW	V_{OL} min.	-2,4	-2,4	-2,4	V	For non-inverted output $V_I = V_{IL\text{max}}$ For inverted output $V_I = V_{IH\text{max}}$ $R_L = 50 \Omega$ to ground

A.C. CHARACTERISTICS

$$V_{CC1} = V_{CC2} = 2 \text{ V}; V_{EE} = -3,2 \text{ V}$$

	symbol	$T_{\text{amb}} (^{\circ}\text{C})$			unit	remarks	
		-30	+25	+85			
Rise and fall propagation delay times $D \rightarrow Q$	t_{PLH} t_{PHL}	min.	1,5	1,5	1,5	ns	} between 20% and 80%
		max.	4,8	4,8	5,1	ns	
	$\bar{E} \rightarrow O$	min.	2,0	2,0	2,0	ns	
		max.	6,3	6,0	6,6	ns	
Transition rise and fall times	t_{TLH} min.	1,3	1,3	1,3	ns		
	t_{THL} max.	3,5	3,3	3,7	ns		

For switching times test circuit and waveforms see Family Specifications.

DUAL 3-INPUT/3-OUTPUT OR LINE DRIVER

The 10210 is a high speed dual 3-input/3-output OR gate intended to drive up to six transmission lines simultaneously. This feature makes the device particularly useful in clock distribution applications. The 10210 is a higher speed version of the 10110. It is a pin-for-pin replacement for the device. Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = V_{CC3} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PHL}	typ. 1,5 ns
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 160 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10210N: plastic 16-lead dual in-line (SOT-38).

10210F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one gate).




Fig. 4 Logic function.

$$Q_1 = Q_2 = Q_3 = G_1 + G_2 + G_3$$

$$Q_4 = Q_5 = Q_6 = G_4 + G_5 + G_6$$

Positive logic: HIGH state = 1
 LOW state = 0

RATINGS see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0\text{ V}$ (ground); $V_{EE} = -5.2\text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	42	38	42	mA	see "How to test Section"
Input current LOW	I_{ILmin}	5*	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	5*	650	410	410	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	One input at V_{IHmax}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	Inputs at V_{ILmin}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	One input at V_{IHC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	One input at V_{ILC}

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0\text{ V}$; $V_{EE} = -3.2\text{ V}$; $R_L = 50\ \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation delay times	$t_{PLH}/$ t_{PHL}	min.	1,0	1,0	1,0	ns	All outputs loaded 50% to 50%
		typ.		1,5		ns	
		max.	2,6	2,5	2,8	ns	
Transition times rise and fall	$t_{TLH}/$ t_{THL}	min.	1,0	1,0	1,0	ns	All outputs loaded 20% to 80%
		typ.		1,3		ns	
		max.	2,6	2,5	2,6	ns	

For switching times test circuit and waveforms see Family Specifications.

DUAL 3-INPUT/3-OUTPUT NOR LINE DRIVER

The 10211 is a high speed dual 3-input/3-output NOR gate intended to drive up to three transmission lines simultaneously. This feature makes the device particularly useful in clock distribution applications.

The 10211 is a higher speed version of the 10111. It is a pin-for-pin replacement for this type. Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = V_{CC3} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}		-5,2 V
Operating ambient temperature range	T_{amb}		-30 to + 85 °C
Average propagation delay	t_{pd}	typ.	1,5 ns
Output voltage			
HIGH state	V_{OH}	nom.	-880 mV
LOW state	V_{OL}	nom.	-1720 mV
Power consumption per package (no load)	P_D	typ.	160 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10211N: plastic 16-lead dual in-line (SOT-38).

10211F: ceramic 16-lead dual in-line (SOT-74).





Fig. 3 Circuit diagram.



$$Q_1 = Q_2 = Q_3 = \overline{G_1 + G_2 + G_3}$$

$$Q_4 = Q_5 = Q_6 = \overline{G_4 + G_5 + G_6}$$

Positive logic: HIGH state = 1
 LOW state = 0

Fig. 4 Logic function.

RATINGS see Family Specifications.

D.C. CHARACTERISTICS $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	42	38	42	mA	see "How to test Section"
Input current LOW	I_{ILmin}	5*	0,5	0,5	0,3	μA	
Input current HIGH	I_{IHmax}	5*	650	410	410	μA	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 960 - 890	- 960 - 880 - 810	- 890 - 825 - 700	mV mV mV	Inputs at V_{ILmin}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 850 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	One input at V_{IHmax}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	One input at V_{ILC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	One input at V_{IHC}

A.C. CHARACTERISTICS $V_{CC1} = V_{CC2} = 2.0 \text{ V}$; $V_{EE} = -3.2 \text{ V}$; $R_L = 50 \Omega$ to ground

	symbol	pin under test	T_{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation delay times	$t_{PLH}/$ t_{PHL}	min.	1,0	1,0	1,0	ns	All outputs loaded 50% to 50%
		typ.		1,5		ns	
		max.	2,6	2,5	2,8	ns	
Transition times rise and fall	$t_{TLH}/$ t_{THL}	min.	1,0	1,0	1,0	ns	All outputs loaded 20% to 80%
		typ.		1,3		ns	
		max.	2,6	2,5	2,8	ns	

For switching times test circuit and waveforms see Family Specifications.

HIGH SPEED TRIPLE LINE RECEIVER

The 10216 is a high speed, triple differential amplifier designed for use in sensing differential signals over long lines. The bias supply (V_{BB}) is made available at pin 11 to make the device useful as a Schmitt trigger or in other applications where a stable reference voltage is necessary. Active current sources provide the 10216 with excellent common mode noise rejection. If any amplifier in a package is not used the input of that amplifier must be connected to V_{BB} (pin 11) to prevent up-setting the current source bias network.




Fig. 1 Logic diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0$ V (ground);
 $V_{EE} = 5,2$ V.

QUICK REFERENCE DATA

Supply voltage	V_{EE}		-5,2 V
Operating ambient temperature range	T_{amb}		-30 to +85 °C
Average propagation delay		single-ended input	t_{PLH} typ. 1,8 ns
		differential input	t_{PLH} typ. 1,5 ns
Output voltage		HIGH state	V_{OH} nom. -880 mV
		LOW state	V_{OL} nom. -1720 mV
Power consumption per package (no load)	P_D	typ.	100 mW

FAMILY DATA see Family Specifications.

PACKAGE OUTLINES (see Package Outlines)

10216N: plastic 16-lead dual in-line (SOT-38).

10216F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one amplifier).




Fig. 4 Logic function.

With inputs G_2, G_4 and G_6 connected to V_{BB} (pin 11)
 $Q_1 = G_1; Q_2 = \overline{G_1}; Q_3 = G_3; Q_4 = \overline{G_3}; Q_5 = G_5; Q_6 = \overline{G_5}$.

Positive logic:

H = HIGH state (the more positive voltage) = 1
 L = LOW state (the less positive voltage) = 0

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

 $V_{CC} = 0 \text{ V}$ (ground); $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	27	25	27	mA	Pins 5,10,13 $V_I = V_{BB}$ Pins 4,9,12 $V_I = V_{BB}$
Input currents	I_{IHmax}	4*	180	115	115	μA	See Fig. 5 $V_I = V_{IHmax}$
	I_{CBOmax}	4*	1,5	1,0	1,0	μA	See Fig. 5 $V_I = V_{EE}$
Reference voltage	V_{BB} min	11	-1 420	-1 350	-1 295	mV	See General spec "HOW TO TEST"
	V_{BB} max	11	-1 280	-1 230	-1 150	mV	

* Individually test each input applying the same mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	V_I at V_{IHmax} : (1) invert output V_I at V_{ILmin} direct output
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	V_I at V_{ILmin} : (1) invert output V_I at V_{IHmax} direct output
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	V_I at V_{IHC} : (1) invert output V_I at V_{ILC} direct output
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	V_I at V_{ILC} : (1) invert output V_I at V_{IHC} direct output

(1): See Fig. 5.

For common mode rejection test, use the same test configuration and limits as 10114 (Fig. 5).

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under test	$T_{amb} (^\circ\text{C})$			unit	remarks
			-30	+25	+85		
Propagation delay times	t _{PLH} / t _{PHL}	min.	1,0	1,0	1,0	ns	For single-ended input, one input of each gate must be tied to V _{BB} (pin 11)
		typ.		1,5		ns	
		max.	2,6	2,5	2,8	ns	
Transition times rise and fall	t _{TLH} / t _{THL}	min.	1,0	1,0	1,0	ns	20% to 80%
		typ.		1,5		ns	
		max.	2,6	2,5	2,8	ns	

For switching time test circuit and waveforms see Family Specifications.




Fig. 5 Test circuit CMR test.

For common mode rejection tests use the same test configuration and limits as 10114. Input under test V_i ; The voltage on the other inputs are shifted 1 Volt CMR positive or negative,

DUAL D-TYPE MASTER-SLAVE FLIP-FLOP

The 10231 is a high speed dual master slave D-type flip-flop. It contains asynchronous set (S) and reset (R) which override clock (C) and clock enable (C_E) inputs.

Each flip-flop may be clocked separately by using the enable inputs for the clocking function and holding the common clock in the LOW state. For the two flip-flops to be clocked, the common clock must be used with the clock enable inputs hold in the LOW state.

The outputs of the 10231 change state with the positive transition of the clock. Due to the master-slave structure of the device a change in the information present at the data (D) input will not modify the output information at any other time.

Unused inputs need not be tied to V_{EE} since input pull-down resistors are integrated in the circuit. All unused inputs must be tied to V_{IL} or V_{EE} .




Fig. 1 Block diagram.




Fig. 2 Pin designation.

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$;
 $V_{EE} = -5,2 \text{ V}$.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Clock frequency	f_C	typ. 225 MHz
Output voltage		
HIGH state	V_{OH}	nom. -880 mV
LOW state	V_{OL}	nom. -1720 mV
Power consumption per package (no load)	P_D	typ. 270 mW

PACKAGE OUTLINES (see Package Outlines)

10231N: plastic 16-lead dual in-line (SOT-38).

10231F: ceramic 16-lead dual in-line (SOT-74).




Fig. 3 Circuit diagram (one flip-flop).




Fig. 4 Logic function.

C	D	Q_{n+1}^{**}
L	X	Q_n
H	L	L
H	H	H

**R&S LOW

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	*

* Not allowed

Positive logic HIGH state = 1
LOW state = 0

H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial

For switching times test circuit measurement of propagation and waveforms see Family Specifications.




Fig. 5 Measurement of clock frequency.

D.C. CHARACTERISTICS

 $V_{CC} = 0$ V (ground); $V_{EE} = -5.2$ V

	symbol	pin under test	T_{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I_{EEmax}	8	72	65	72	mA	see "How to test Section"
Input current LOW	I_{ILmin}	4*	0,5	0,5	0,3	μ A	
Input current HIGH	I_{IHmax}	6,7,10,11	350	220	220	μ A	
		9	460	290	290	μ A	
		4,5,12,13	650	410	410	μ A	

*Individually test each input applying the above mentioned conditions.

Output voltage HIGH	V_{OH}	min. typ. max.	-1 060 - 890	- 960 - 880 - 810	- 890 - 700	mV mV mV	S at V_{IHmax} or R at V_{ILmin} D at V_{IHmax} CE at V_{ILmin} C at V_{IL} to V_{IH}
Output voltage LOW	V_{OL}	min. typ. max.	-1 890 -1 675	-1 850 -1 720 -1 650	-1 825 -1 615	mV mV mV	S at V_{ILmin} or R at V_{IHmax} D at V_{ILmin} CE at V_{ILmin} C at V_{IL} to V_{IH}
Output threshold voltage HIGH	V_{OHC}	min.	-1 080	- 980	- 910	mV	S at V_{IHC} or R at V_{ILC} D at V_{IHC} CE at V_{ILC} C at V_{ILC} to V_{IHC}
Output threshold voltage LOW	V_{OLC}	max.	-1 655	-1 630	-1 595	mV	S at V_{ILC} or R at V_{IHC} D at V_{ILC} CE at V_{ILC} C at V_{ILC} to V_{IHC}

A.C. CHARACTERISTICS

 $V_{CC1} = V_{CC2} = 2.0 \text{ V}; V_{EE} = -3.2 \text{ V}; R_L = 50 \Omega \text{ to ground}$

	symbol	pin under test	$T_{amb} (^{\circ}\text{C})$			unit	remarks
			-30	+25	+85		
Rise and fall propagation delay times	t_{PLH} t_{PHL}						
C \rightarrow Q		min. max.	1,5 3,4	1,5 3,3	1,6 3,7	ns ns	
S,R \rightarrow Q		min. max.	1,1 3,4	1,1 3,3	1,2 3,7	ns ns	
Set-up time	t_s	min.	1,5	1,0	1,5	ns	
Hold time	t_h	min.	0,9	0,75	0,9	ns	
Clock frequency	f_C	min.	200	200	200	MHz	
Transition rise and fall times	t_{TLH} t_{THL}	min. max.	0,9 3,3	1,0 3,1	1,0 3,6	ns ns	between 20% and 80%

For switching times test circuit measurement of propagation and waveforms see Family Specifications.

FAMILY SPECIFICATIONS (ECL100 000)

FAMILY SPECIFICATIONS
ECL 100 000

These specifications cover the common electrical characteristics of the ECL100 000, unless otherwise specified in the individual device data sheet.

RATINGS: see chapter "MAXIMUM RATINGS"

D.C. CHARACTERISTICS at $V_{CC} = \text{ground}$; $V_{EE} = -4,5 \text{ V}$

Each circuit has been designed to meet the d.c. specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed-circuit board and transverse air flow $> 2,5 \text{ m/s}$ is maintained. Test values are given in the table and defined in the figure.




Fig. 1 Transfer characteristics.

FAMILY SPECIFICATIONS

D.C. characteristics $V_{CC1} = V_{CC2} = 0 \text{ V}$ (ground); $T_{amb} = 0 \text{ to } 85 \text{ }^\circ\text{C}$; unless otherwise specified
 $V_{EE} = -4,2 \text{ V}$

description	symbol	min.	typ.	max.	unit	conditions
Output voltage HIGH	V_{OH}	-1025		-870	mV	$V_i = V_{IHmax}$ or V_{ILmin}^*
Output threshold voltage HIGH	V_{OHC}	-1035			mV	$V_i = V_{IHmin}$ or V_{ILmax}^*
Output threshold voltage LOW	V_{OLC}			-1590	mV	$V_i = V_{ILmax}$ or V_{IHmin}^*
Output voltage LOW	V_{OL}	-1810		-1600	mV	$V_i = V_{ILmin}$ or V_{IHmax}^*
Input voltage HIGH	V_{IH}	-1150		-880	mV	guaranteed HIGH signal for all inputs
Input voltage LOW	V_{IL}	-1810		-1475	mV	guaranteed LOW signal for all inputs

$V_{EE} = -4,5 \text{ V}$

description	symbol	min.	typ.	max.	unit	conditions
Output voltage HIGH	V_{OH}	-1025	-955	-880	mV	$V_i = V_{IHmax}$ or V_{ILmin}^*
Output threshold voltage HIGH	V_{OHC}	-1035			mV	$V_i = V_{IHmin}$ or V_{ILmax}^*
Output threshold voltage LOW	V_{OLC}			-1610	mV	$V_i = V_{ILmax}$ or V_{IHmin}^*
Output voltage LOW	V_{OL}	-1810	-1705	-1630	mV	$V_i = V_{ILmin}$ or V_{IHmax}^*
Input voltage HIGH	V_{IH}	-1165		-880	mV	guaranteed HIGH signal for all inputs
Input voltage LOW	V_{IL}	-1810		-1475	mV	guaranteed LOW signal for all inputs

$V_{EE} = -4,8 \text{ V}$

description	symbol	min.	typ.	max.	unit	conditions
Output voltage HIGH	V_{OH}	-1035		-880	mV	$V_i = V_{IHmax}$ or V_{ILmax}^*
Output threshold voltage HIGH	V_{OHC}	-1045			mV	$V_i = V_{IHmin}$ or V_{ILmax}^*
Output threshold voltage LOW	V_{OLC}			-1610	mV	$V_i = V_{ILmax}$ or V_{IHmax}^*
Output voltage LOW	V_{OL}	-1830		-1620	mV	$V_i = V_{ILmin}$ or V_{IHmax}^*
Input voltage HIGH	V_{IH}	-1165		-880	mV	guaranteed HIGH signal for all inputs
Input voltage LOW	V_{IL}	-1810		-1490	mV	guaranteed LOW signal for all inputs

* Loading with $50 \text{ } \Omega$ to $-2,0 \text{ V}$.

A.C. CHARACTERISTICS




Fig. 2 Switching times test circuit. $V_{CC1} = V_{CC2} = +2,0 \text{ V}$; $V_{EE} = -2,5 \text{ V}$.

In order to test ECL100 000 circuits with a standard oscilloscope (load to ground), it is easier to use the test circuit with $V_{CC} = +2 \text{ V}$, $V_{EE} = -2,5 \text{ V}$ and $R_L = 50 \Omega$ to ground. All voltages given in the type specifications have then to be shifted by $+2 \text{ V}$.

PROPAGATION DELAY




Fig. 3 Propagation delay waveform.

$$V_{IH} = +1,05 \text{ V}; V_{IL} = 0,31 \text{ V}$$

Notes

- Input resistance is positive at any frequency.
- In order to enable the output some circuits require application at HIGH level on other inputs. Refer to truth table in individual type specification.
- Input and output cables to the oscilloscope are 50Ω coaxial cables with equal length.
- Input impedance of the oscilloscope has to be 50Ω .
- The unmatched wire stub between coaxial cable and pins under test must be less than 2 mm long for proper tests.
- The propagation delay is measured at the leads of input and output 4 mm from the edge of the package (flatpack).

SET-UP TIME




Fig. 4 Set-up time waveforms for rising and falling data signal (latch flip-flop).




Fig. 5 Set-up time waveforms for rising and falling data signal (master-slave flip-flop).

Set up time (t_s) is the minimum time before the transition of the clock (or enable) that information must be present at the data input.

The limit value of set up time is positive if the transition of data signal is before the transition of clock (or enable) signal.

HOLD TIME




Fig. 6 Hold time waveforms for rising and falling data signal (latch flip-flop).




Fig. 7 Hold time waveforms for rising and falling data signal (master-slave flip-flop).

Hold time (t_H) is the minimum time after the transition of the clock (or enable) that information must remain unchanged at the data input.

The limit value of hold time is positive if the transition of data signal is after the transition of clock (or enable) signal.

RELEASE TIME




Fig. 8 Waveforms for release time (t_R). Reset; Data inputs are at HIGH level.

Release time (t_R) is the minimum time before the transition of the clock (or enable) that Reset must be suppressed.

The limit value of release time is positive if the transition of reset is before the transition of clock (or enable).

DEVICE DATA (ECL100 000)

TRIPLE 5-INPUT OR/NOR GATE

The device is a triple 5-input OR/NOR gate. Each gate has an OR and a NOR output.





Fig. 1 Logic diagram.
Pin numbers of SLIM DIP package are between brackets

Fig. 2 Pin designation.
SLIM DIP and flat pack packages

QUICK REFERENCE DATA

Supply voltage	VEE	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay	t _{PLH} , t _{PHL}	typ.	0,75 ns
Power consumption per package	P _{av}	typ.	120 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

- 100101Y: 24-lead flat-pack; ceramic (SOT-138).
- 100101F: 24-lead dual in-line; ceramic (cerdip) SOT-149).

TRUTH TABLE

INPUTS					OUTPUTS	
15(12) 20(17) 2(23)	16(13) 22(19) 3(24)	17(14) 23(20) 4(1)	18(15) 24(21) 5(2)	19(16) 1(22) 6(3)	13(10) 12(9) 8(5)	14(11) 11(8) 7(4)
L	L	L	L	L	H	H
H	x	x	x	x	L	H
x	H	x	x	x	L	H
x	x	H	x	x	L	H
x	x	x	H	x	L	H
x	x	x	x	H	L	H

Positive logic

1 = H = HIGH state (the more positive voltage)

0 = L = LOW state (the less positive voltage)

x = state is immaterial (H or L)

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V unless otherwise specified;

$V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}\text{C}$

input current	symbol	min.	typ.	max.	unit	remarks
input current HIGH	I_{IH}	—	—	350	μA	$V_{in} = V_{IHmax}$
input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
supply current	$-I_{EE}$	18	27	38	nA	inputs open

A.C. CHARACTERISTICS

 $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$

CERAMIC DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT	tPLH tPHL	0,50	1,15	0,50	1,15	0,55	1,30	ns	see Figs 3 and 4
transition time	tTLH tTHL	0,45	1,20	0,45	1,10	0,45	1,10	ns	

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT	tPLH tPHL	0,50	0,95	0,50	0,95	0,55	1,10	ns	see Figs 3 and 4
transition time	tTLH tTHL	0,45	1,20	0,45	1,10	0,45	1,10	ns	




Fig. 3 Switching time test circuit

$V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$.
 $L_1 = L_2 =$ equal length $50\ \Omega$ impedance lines.
 $R_t = 50\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $50\ \Omega$ to ground.
 $C_L =$ fixture and stray capacitance $\leq 3\ \text{pF}$.
 Pin numbers shown are for FLAT RACK. For dual in-line package see logic symbol.




Fig. 4 Propagation delay and transition times waveforms

QUINTUPLE 2-INPUT OR/NOR GATE WITH COMMON ENABLE

The device has five 3-input gates. One input is a common enable to all five gates.




Fig. 1 Logic diagram.
Pin numbers of SLIM DIP package are between brackets.




Fig. 2 Pin designation.
Slim dip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay	t_{PLH}, t_{PHL}	typ.	0,75 ns
Power consumption per package	P_{av}	typ.	248 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

- 100102Y: 24-lead flat-pack; ceramic (SOT-138).
- 100102F: 24-lead duel in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS			OUTPUTS	
4(1)	3(24)	22(19)	5(2)	6(3)
2(23)	1(22)	22(19)	8(5)	7(4)
24(21)	23(20)	22(19)	12(9)	11(8)
20(17)	19(16)	22(19)	13(10)	14(11)
18(15)	17(14)	22(19)	16(13)	15(12)
x	x	H	H	L
x	H	x	H	L
H	x	x	H	L
L	L	L	L	H

Positive logic

1 = H = HIGH state (the more positive voltage)

0 = L = LOW state (the less positive voltage)

x = state is immaterial (H or L)

RATINGS see Family Specifications

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified,

$V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}C$

input current	symbol	min.	typ.	max.	unit	remarks
input current HIGH data G	I_{IH}	—	—	350	μA	$V_{in} = V_{IH\ max}$
enable E	I_{IH}	—	—	300	μA	$V_{in} = V_{IH\ max}$
input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{IL\ min}$
supply current	$-I_{EE}$	38	55	80	mA	inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

CERAMIC DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G _n to OUTPUT	t _{PLH} t _{PHL}	0,45	1,35	0,45	1,15	0,45	1,40	ns	see Figs 3 and 4
propagation delay E to OUTPUT	t _{PLH} t _{PHL}	0,90	2,15	0,95	2,15	0,95	2,20	ns	
transition time	t _{TLH} t _{THL}	0,45	1,20	0,45	1,10	0,45	1,10	ns	

FLATPACK

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G _n to OUTPUT	t _{PLH} t _{PHL}	0,45	1,15	0,45	0,95	0,45	1,20	ns	see Figs 3 and 4
propagation delay E to OUTPUT	t _{PLH} t _{PHL}	0,90	1,95	0,95	1,95	0,95	2,00	ns	
transition time	t _{TLH} t _{THL}	0,45	1,20	0,45	1,10	0,45	1,10	ns	




Fig. 3 Switching time test circuit.

$V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$;
 $L_1 = L_2 =$ equal length $50\ \Omega$ impedance lines;
 $R_t = 50\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $50\ \Omega$ to ground.
 $C_L =$ fixture and stray capacitance $\leq 3\ \text{pF}$.
 Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Propagation delay and transition times waveforms.

QUINTUPLE EXCLUSIVE OR-NOR GATE WITH COMPARE

The device has five 2-input, 2-output exclusive OR-NOR gates with a compare output.




Fig. 1 Logic diagram.
Pin numbers of SLIM DIP package are between brackets




Fig. 2 Pin designation.
SLIM DIP and flat pack packages

QUICK REFERENCE DATA

Supply voltage	VEE	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay DATA	t _{PLH} , t _{PHL}	typ.	0,95 ns
Power consumption per package	P _{av}	typ.	310 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

- 100107Y: 24-lead flat-pack; ceramic (SOT-138).
- 100107F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS					OUTPUTS
17 ⊕ 18 (14⊕15)	19 ⊕ 20 (16⊕17)	22 ⊕ 23 (19⊕20)	24⊕1 (21⊕22)	2 ⊕ 3 (23⊕24)	8 (5)
L	L	L	L	L	L
H	x	x	x	x	H
x	H	x	x	x	H
x	x	H	x	x	H
x	x	x	H	x	H
x	x	x	x	H	H

INPUTS		OUTPUTS	
17(14)	18(15)	16(13)	15(12)
19(16)	20(17)	14(11)	13(10)
22(19)	23(20)	12(9)	11(8)
24(21)	1(22)	6(3)	7(4)
2(23)	3(24)	4(1)	5(2)
L	L	L	H
L	H	H	L
H	L	H	L
H	H	L	H

⊕ = exclusive OR

Positive logic

1 = H = HIGH state (the more positive voltage)

0 = L = LOW state (the less positive voltage)

x = state is immaterial (H or L)

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified;
 $V_{CC1} = V_{CC2} = \text{ground}$; $T_{amb} = 0$ to $+85^{\circ}\text{C}$

input current	symbol	min.	typ.	max.	unit	remarks
input current HIGH even inputs (G2-G10)	I_{IH}	—	—	250	μA	$V_{in} = V_{IHmax}$
	I_{IH}	—	—	350	μA	
input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
supply current	$-I_{EE}$	46	68	96	mA	inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$

DUAL-IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT even inputs (G2-G10)	t_{PLH}	0,55	1,90	0,55	1,80	0,55	1,90	ns	see Figs 3 and 4
	t_{PHL}								
odd inputs (G1-G9)	t_{PLH}	0,55	1,70	0,55	1,60	0,55	1,70	ns	
	t_{PHL}								
DATA G_n to COMPARE transition time	t_{PLH}	1,15	2,75	1,15	2,75	1,15	3,00	ns	
	t_{PHL}							ns	
	t_{TLH}	0,45	1,70	0,45	1,55	0,45	1,70	ns	
	t_{THL}							ns	

FLATPACK

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT even inputs (G1-G10)	t_{PLH}	0,55	1,70	0,55	1,60	0,55	1,70	ns	see Figs 3 and 4
	t_{PHL}								
odd inputs (G1-G9)	t_{PLH}	0,55	1,50	0,55	1,40	0,55	1,50	ns	
	t_{PHL}								
DATA G_n to COMPARE transition time	t_{PLH}	1,15	2,55	1,15	2,55	1,15	2,80	ns	
	t_{PHL}							ns	
	t_{TLH}	0,45	1,70	0,45	1,55	0,45	1,70	ns	
	t_{THL}							ns	




Fig. 3 Switching time test circuit

$V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$;

$L_1 = L_2 =$ equal length; $50\ \Omega$ impedance lines;

$R_t = 50\ \Omega$ terminator internal to scope.

Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .

All unused outputs are loaded with $50\ \Omega$ to ground.

$C_L =$ fixture and straly capacitance $\leq 3\ \text{pF}$.

Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Propagation delay and transition times waveforms

QUADRUPLE DOUBLE FAN-OUT OR/NOR GATE

The device has four 2-input OR/NOR gates with one common input. Each gate has two OR outputs and two NOR outputs.




Fig. 1 Logic diagram.
Pin numbers of SLIM CERDIP are between brackets.




Fig. 2 Pin designation.
Slim cerdip and flat pack packages

QUICK REFERENCE DATA

Supply voltage	V _{EE}	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay	t _{PLH} , t _{PHL}	typ.	0,85 ns
Average propagation delay (input 22)	t _{PLH} , t _{PHL}	typ.	1,40 ns
Power consumption per package	P _{av}	typ.	330 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

- 100112Y: 24-lead flat-pack; ceramic (SOT-138).
- 100112F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS		OUTPUTS			
19(16)	22(19)	15(12)	16(13)	17(14)	18(15)
20(17)	22(19)	14(11)	13(10)	12(9)	11(8)
23(20)	22(19)	5(2)	6(3)	7(4)	8(5)
24(21)	22(19)	4(1)	3(24)	2(23)	1(22)
H	x	L	L	H	H
x	H	L	L	H	H
L	L	H	H	L	L

Positive logic

H = 1 = HIGH state (the more positive voltage)

L = 0 = LOW state (the less positive voltage)

x = state is immaterial (H or L)

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified;

$V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}\text{C}$

input current	symbol	min.	typ.	max.	unit	remarks
input current HIGH DATA G_n	I_{IH}	—	—	550	μA	$V_{in} = V_{IHmax}$
ENABLE E	I_{IH}	—	—	450	μA	$V_{in} = V_{IHmax}$
input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
supply current	$-I_{EE}$	51	73	106	mA	inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G _n to OUTPUT	t _{PLH} t _{PHL}	0,55	1,50	0,55	1,40	0,45	1,60	ns	see Figs 3 and 4
E to OUTPUT	t _{PLH} t _{PHL}	0,65	2,00	0,65	1,90	0,65	2,00	ns	
transition time	t _{TLH} t _{THL}	0,45	1,50	0,45	1,40	0,45	1,50	ns	

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G _n to OUTPUT	t _{PLH} t _{PHL}	0,55	1,30	0,55	1,20	0,45	1,40	ns	see Figs 3 and 4
E to OUTPUT	t _{PLH} t _{PHL}	0,65	1,80	0,65	1,70	0,65	1,80	ns	
transition time	t _{TLH} t _{THL}	0,45	1,50	0,45	1,40	0,45	1,50	ns	




Fig. 3 Switching time test circuit.

$V_{CC1} = V_{CC2} = +2\text{ V}; V_{EE} = -2,5\text{ V};$
 $L_1 = L_2 =$ equal length. $50\ \Omega$ impedance lines.
 $R_t = 50\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $50\ \Omega$ to ground.
 $C_L =$ fixture and stray capacitance $\leq 3\ \text{pF}$.
 Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Propagation delay and transition times waveforms.
(rise and fall times)

QUADRUPLE DOUBLE FAN-OUT OR/NOR GATE

The device has four 2-input OR/NOR gates with one common input. Each gate has two OR outputs and two NOR outputs.




Fig. 1 Logic diagram.
Pin numbers of SLIM CERDIP package are between brackets.




Fig. 2 Pin designation.
Slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V _{EE}	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay	t _{PLH} , t _{PHL}	typ.	0,80 ns
Average propagation delay (input 22)	t _{PLH} , t _{PHL}	typ.	1,40 ns
Power consumption per package	P _{av}	typ.	340 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100113Y: 24-lead flat-pack; ceramic (SOT-138).
100113F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS		OUTPUTS			
19(16)	22(19)	15(12)	16(13)	17(14)	18(15)
20(17)	22(19)	14(11)	13(10)	12(9)	11(8)
23(20)	22(19)	5(2)	6(3)	7(4)	8(5)
24(21)	22(19)	4(1)	3(24)	2(23)	1(22)
H	x	L	L	H	H
x	H	L	L	H	H
L	L	H	H	L	L

Positive logic

H = 1 = HIGH state (the more positive voltage)

L = 0 = LOW state (the less positive voltage)

x = state is immaterial (H or L)

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified;

$V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}\text{C}$

input current	symbol	min.	typ.	max.	unit	remarks
input current HIGH DATA G_n	I_{IH}	—	—	550	μA	$V_{in} = V_{IHmax}$
ENABLE E	I_{IH}	—	—	450	μA	$V_{in} = V_{IHmax}$
input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
supply current	$-I_{EE}$	54	75	116	mA	inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G _n to OUTPUT	t _{PLH} t _{PHL}	0,45	1,40	0,45	1,35	0,45	1,40	ns	see Figs 3 and 4
E to OUTPUT	t _{PLH} t _{PHL}	0,55	1,90	0,55	1,90	0,55	1,90	ns	
transition time	t _{TLH} t _{THL}	0,45	1,50	0,45	1,40	0,45	1,50	ns	

FLATPACK

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G _n to OUTPUT	t _{PLH} t _{PHL}	0,45	1,20	0,45	1,15	0,45	1,20	ns	see Figs 3 and 4
E to OUTPUT	t _{PLH} t _{PHL}	0,55	1,70	0,55	1,70	0,55	1,70	ns	
transition time	t _{TLH} t _{THL}	0,45	1,50	0,45	1,40	0,45	1,50	ns	




Fig. 3 Switching time test circuit.

$V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$;
 $L_1 = L_2 =$ equal length. $50\ \Omega$ impedance lines;
 $R_t = 50\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $50\ \Omega$ to ground.
 $C_L =$ fixture and stray capacitance $\leq 3\ \text{pF}$.
 Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Propagation delay and transition times waveforms.
(rise and fall times)

QUINTUPLE DIFFERENTIAL LINE RECEIVER

The device contains five gates with differential inputs and complementary outputs. An internal reference is available (V_{BB}), which enables, when connected to a gate input, the other to operate as a standard 100K ECL input. The direct output of a gate goes LOW and the complementary goes HIGH, when both inputs are either open or at V_{CC} or have equal voltage applied.





Fig. 1 Logic diagram.
Pin numbers of SLIM CERDIP package are between brackets.

Fig. 2 Pin designation.
Slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay	t_{PLH}, t_{PHL}	typ.	1,40 ns
Power consumption per package	P_{av}	typ.	330 mW
Operating HIGH input voltage range	V_{IH}		-2,15 to -0,23 V

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100114Y: 24-lead flat-pack; ceramic (SOT-138).

100114F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS		OUTPUTS	
18(15)	17(14)	15(12)	16(13)
20(17)	19(16)	13(10)	14(11)
24(21)	23(20)	11(8)	12(9)
2(23)	1(22)	7(4)	8(5)
4(1)	3(24)	5(2)	6(3)
H	V_{BB}	H	L
L	V_{BB}	L	H
V_{BB}	H	L	H
V_{BB}	L	H	L
$V_{ID} \geq 0V$		H	L
$V_{ID} \leq -0,15V$		L	H
$-0,15V < V_{ID} < 0V$		*	*
open	open	H	L
V_{CC}	V_{CC}	H	L

Positive logic

H = 1 = HIGH state (the more positive voltage)

L = 0 = LOW state (the less positive voltage)

* = indeterminate state

 V_{BB} = internal reference voltage (pin 22 (18)) V_{ID} = complement to direct input voltage difference

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

 $V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified; $V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}C$

description	symbol	min.	typ.	max.	unit	remarks
input current HIGH	I_{IH}	—	—	65	μA	$V_{in} = V_{IHmax}$ second input to V_{BB} or open
input leakage current	I_{CBO}	-10	—	—	μA	$V_{in} = V_{EE}$ second input to V_{BB}
supply current	$-I_{EE}$	51	73	106	mA	all complement inputs to V_{ILmin} and all direct inputs to V_{BB}
input voltage HIGH	V_{IHmax}	—	—	-230	mV	
external input reference voltage	V_{REF}	-2,3	—	—	V	
common mode voltage	V_{CM}	—	—	1,0	V	permissible $\pm V_{CM}$ with respect to V_{BB}
differential input voltage	V_{diff}	150	—	—	mV	required for full output swing
reference voltage output ($I_{BB} = 0$ to $475 \mu A$)	V_{BB}	-1380	-1320	-1260	mV	$V_{EE} = -4,5$ V
	V_{BB}	-1396	-1320	-1244	mV	$V_{EE} = -4,2$ to $4,8$ V

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT	t_{PLH} t_{PHL}	0,55	2,20	0,60	2,20	0,70	2,40	ns	see Figs 3 and 4
transition time	t_{TLH} t_{THL}	0,45	1,30	0,45	1,20	0,45	1,30	ns	

FLATPACK

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT	t_{PLH} t_{PHL}	0,55	2,00	0,60	2,00	0,70	2,20	ns	see Figs 3 and 4
transition time	t_{TLH} t_{THL}	0,45	1,30	0,45	1,20	0,45	1,30	ns	




Fig. 3 Switching time test circuit.

$V_{CC1} = V_{CC2} = +2\text{ V}; V_{EE} = -2,5\text{ V};$
 $L_1 = L_2 =$ equal length. $50\ \Omega$ impedance lines;
 $R_t = 50\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $50\ \Omega$ to ground.
 $C_L =$ fixture and stray capacitance $\leq 3\ \text{pF}$.
 Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Propagation delay and transition times waveforms.
 (rise and fall times)

TRIPLE 1-2-2 INPUT OR/AND, OR/NAND GATE

The device has three 1-2-2 input OR/NAND gates with direct and complement output.




Fig. 1 Logic diagram
Pin numbers of SLIM CERDIP package are between brackets.




Fig. 2 Pin designation.
Slim cerdip and flat packages.

QUICK REFERENCE DATA

Supply voltage	V _{EE}	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay			
DATA G	t _{PLH} , t _{PHL}	typ.	1,40 ns
ENABLE G (G ₅ , 10, 15)	t _{PLH} , t _{PHL}	typ.	0,75 ns
Power consumption per package	P _{av}	typ.	255 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100117Y: 24-lead flat-pack; ceramic (SOT-138).

100117F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS					OUTPUTS	
19(16) 20(17) 22(19)	15(12) 23(20) 3(24)	16(13) 24(21) 4(1)	17(14) 1(22) 5(2)	18(15) 2(23) 6(3)	13(10) 12(9) 8(5)	14(11) 11(8) 7(4)
L	x	x	x	x	H	L
x	L	L	x	x	H	L
x	x	x	L	L	H	L
H	H	x	H	x	L	H
H	x	H	x	H	L	H
H	H	x	x	H	L	H
H	x	H	H	x	L	H

Positive logic

H = 1 = HIGH state (the more positive voltage)

L = 0 = LOW state (the less positive voltage)

x = state is immaterial (H or L)

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified;

$V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}C$

description	symbol	min.	typ.	max.	unit	remarks
input current HIGH DATA G inputs	I_{IH}	—	—	220	μA	$V_{in} = V_{IHmax}$
G ENABLE inputs (G5,10,15)	I_{IH}	—	—	350	μA	$V_{in} = V_{IHmax}$
input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
supply current	$-I_{EE}$	37	57	79	mA	inputs open

A.C. CHARACTERISTICS

 $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay DATA G to Q	t _{PLH} t _{PHL}	0,90	2,60	0,90	2,50	0,90	2,60	ns	see Figs 3 and 4
ENABLE G to Q (G _{5,10,15})	t _{PLH} t _{PHL}	0,45	1,40	0,45	1,30	0,45	1,40	ns	
transition time	t _{TLH} t _{THL}	0,45	1,20	0,45	1,10	0,45	1,20	ns	

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay DATA G to Q	t _{PLH} t _{PHL}	0,90	2,40	0,90	2,30	0,90	2,40	ns	see Figs 3 and 4
ENABLE G to Q (G _{5,10,15})	t _{PLH} t _{PHL}	0,45	1,20	0,45	1,10	0,45	1,20	ns	
transition time	t _{TLH} t _{THL}	0,45	1,20	0,45	1,10	0,45	1,20	ns	




Fig. 3 Switching time test circuit

$V_{CC1} = V_{CC2} = +2\text{ V}; V_{EE} = -2,5\text{ V};$
 $L_1 = L_2 =$ equal length. $50\ \Omega$ impedance lines.
 $R_t = 50\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $50\ \Omega$ to ground.
 $C_L =$ fixture and stray capacitance $\leq 3\ \text{pF}$.
 Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.





Fig. 4 Propagation delay and transition times waveforms. (rise and fall times)

2-4-4-4-5 INPUT OR/AND, OR/NAND GATE

The device has one 2-4-4-4-5 input OR/NAND gate with direct and complement output.



Logic 1 Logic diagram.
Pin numbers of SLIM CERDIP package are between brackets.




Fig. 2 Pin designation.
Slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V _{EE}	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay	t _{PLH} , t _{PHL}	typ.	1,15 ns
Power consumption per package	P _{av}	typ.	195 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

- 100118Y: 24-lead flat-pack; ceramic (SOT-138).
- 100118F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS																OUTPUTS				
13 (10)	14 (11)	15 (12)	16 (13)	17 (14)	18 (15)	19 (16)	20 (17)	22 (19)	23 (20)	24 (21)	1 (22)	2 (23)	3 (24)	4 (1)	5 (2)	6 (3)	7 (4)	8 (5)	11 (8)	12 (9)
L	L	L	L	L	x	x	x	x	x	x	x	x	x	x	x	x	x	x	H	L
x	x	x	x	x	L	L	L	L	x	x	x	x	x	x	x	x	x	x	H	L
x	x	x	x	x	x	x	x	x	L	L	L	L	x	x	x	x	x	x	H	L
x	x	x	x	x	x	x	x	x	x	x	x	x	L	L	L	L	x	x	H	L
x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	L	L	H	L
other configurations																			L	H

Positive logic
 H = 1 = HIGH state (the more positive voltage)
 L = 0 = LOW state (the less positive voltage)
 x = state is immaterial (H or L)

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified;
 $V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}C$

description	symbol	min.	typ.	max.	unit	remarks
input current HIGH	I_{IH}	—	—	350	μA	$V_{in} = V_{IHmax}$
input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
supply current	$-I_{EE}$	32	43	92	mA	inputs open

A.C. CHARACTERISTICS

 $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT	t_{PLH} t_{PHL}	0,85	3,20	0,85	3,20	0,85	3,40	ns	see Figs 3 and 4
transition time	t_{TLH} t_{THL}	0,45	1,50	0,45	1,40	0,45	1,50	ns	

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT	t_{PLH} t_{PHL}	0,85	3,00	0,85	3,00	0,85	3,20	ns	see Figs 3 and 4
transition time	t_{TLH} t_{THL}	0,45	1,50	0,45	1,40	0,45	1,50	ns	




Fig. 3 Switching time test circuit

$V_{CC1} = V_{CC2} = +2\text{ V}; V_{EE} = -2,5\text{ V};$
 $L_1 = L_2 =$ equal length. $50\ \Omega$ impedance lines.
 $R_t = 50\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $50\ \Omega$ to ground.
 $C_L =$ fixture and stray capacitance $\leq 3\ \text{pF}$.
 Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Propagation delay and transition times waveforms.
 (rise and fall times)

9 GATE BUFFER

The device contains 9 buffer gates.




Fig. 1 Logic diagram.
Pin numbers of SLIM CERDIP package are between brackets.




Fig. 2 Pin designation
Slim cerdip and flat pack packages

QUICK REFERENCE DATA

Supply voltage	V _{EE}	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay	t _{PLH} , t _{PHL}	typ.	0,75 ns
Power consumption per package	P _{av}	typ.	350 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

- 100122Y: 24-lead flat-pack; ceramic (SOT-138).
- 100122F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified;

$V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}\text{C}$

description	symbol	min.	typ.	max.	unit	remarks
input current HIGH	I_{IH}	—	—	350	μA	$V_{in} = V_{IHmax}$
input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
supply current	$-I_{EE}$	46	78	96	mA	inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT	t_{PLH} t_{PHL}	0,45	1,60	0,45	1,45	0,45	1,60	ns	see Figs 3 and 4
transition time	t_{TLH} t_{THL}	0,45	1,40	0,45	1,30	0,45	1,30	ns	

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT	t_{PLH} t_{PHL}	0,45	1,40	0,45	1,25	0,45	1,40	ns	see Figs 3 and 4
transition time	t_{TLH} t_{THL}	0,45	1,40	0,45	1,30	0,45	1,30	ns	




Fig. 3 Switching time test circuit

$V_{CC1} = V_{CC2} = +2 \text{ V}; V_{EE} = -2,5 \text{ V};$
 $L_1 = L_2 =$ equal length. 50Ω impedance lines.
 $R_t = 50 \Omega$ terminator internal to scope.
 Decoupling $0,01 \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with 50Ω to ground.
 $C_L =$ fixture and stray capacitance $\leq 3 \text{ pF}$.
 Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Propagation delay and transition times waveforms. (rise and fall times)

HEX BUS DRIVER

The device contains six bus drivers capable of driving terminated lines with terminations as low as 25 Ω. Each output has its respective ground connection. The driver itself performs the positive logic AND of a data input and the OR of two enable inputs.

The output voltage low level is more negative than usual ECL outputs. This allows an emitter-follower output transistor to turn off, when the termination supply V_T is -2.0 ± 0.2 V.




Fig. 1 Logic diagram.
Pin numbers of SLIM CERDIP package are between brackets.




Fig. 2 Pin designation.
Slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V _{EE}	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Output voltage LOW (depending on V _T)	V _{OL}	max.	-2,20 V
Power consumption per package	P _{av}	typ.	730 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

- 100123Y: 24-lead flat-pack; ceramic (SOT-138).
- 100123F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUT			OUTPUT
22(19)	23(20)	24(21)	3(24)
22(19)	23(20)	1(22)	5(2)
22(19)	20(17)	2(23)	7(4)
22(19)	20(17)	16(13)	15(12)
22(19)	19(16)	17(14)	13(10)
22(19)	19(16)	18(15)	11(8)
x	x	L	L
L	L	H	L
H	x	H	H
x	H	H	H

Positive logic

H = 1 = HIGH state (the more positive voltage)

L = 0 = LOW state (the less positive voltage)

x = state is immaterial (H or L)

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified;

$V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}C$

description	symbol	min.	typ.	max.	unit	remarks
input current HIGH common \bar{E}	I_{IH}	—	—	330	μA	$V_{in} = V_{IHmax}$
G_n and $\bar{G}\bar{E}_n$	I_{IH}	—	—	260	μA	
input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
output voltage*						
HIGH	V_{OH}	-1025	-955	- 880	mV	$V_{EE} = -4,5$ V
HIGH	V_{OH}	-1035	—	- 870	mV	$V_{EE} = -4,2$ to $-4,8$ V
LOW	V_{OL}	—	—	-2200	mV	loaded with 25Ω to $-2,3$ V
output threshold voltage*						
HIGH	V_{OHC}	-1035	—	—	mV	$V_{EE} = -4,5$ V
HIGH	V_{OHC}	-1045	—	—	mV	$V_{EE} = -4,2$ to $-4,8$ V
supply current	$-I_{EE}$	113	176	235	mA	inputs open

* Loaded with 25Ω to $-2,0$ V.

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground; outputs loaded with 25 Ohm.

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT	t _{PLH}	1,70	4,35	1,75	4,35	1,75	4,65	ns	see Figs 3 and 4
	t _{PHL}	1,00	2,40	1,00	2,40	1,10	2,60	ns	
\overline{G}_n to OUTPUT	t _{PLH}	2,00	4,70	2,00	4,70	2,00	5,10	ns	
	t _{PHL}	1,20	3,00	1,20	3,00	1,20	3,40	ns	
\overline{E} to OUTPUT	t _{PLH}	2,10	5,40	2,10	5,30	2,10	5,80	ns	
	t _{PHL}	1,20	3,30	1,20	3,30	1,20	3,70	ns	
transition time	t _{TLH}	0,70	2,00	0,70	1,90	0,70	2,10	ns	
	t _{THL}	0,45	1,30	0,45	1,20	0,45	1,30	ns	

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT	t _{PLH}	1,70	4,15	1,75	4,15	1,75	4,45	ns	see Figs 3 and 4
	t _{PHL}	1,00	2,20	1,00	2,20	1,10	2,40	ns	
\overline{G}_n to OUTPUT	t _{PLH}	2,00	4,50	2,00	4,50	2,00	4,90	ns	
	t _{PHL}	1,20	2,80	1,20	2,80	1,20	3,20	ns	
\overline{E} to OUTPUT	t _{PLH}	2,10	5,20	2,10	5,10	2,10	5,60	ns	
	t _{PHL}	1,20	3,10	1,20	3,10	1,20	3,50	ns	
transition time	t _{TLH}	0,70	2,00	0,70	1,90	0,70	2,10	ns	
	t _{THL}	0,45	1,30	0,45	1,20	0,45	1,30	ns	




Fig. 3 Switching time test circuit

$V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$;
 $L_1 = L_2 =$ equal length. $25\ \Omega$ impedance lines.
 $R_t = 25\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $25\ \Omega$ to ground.
 $C_L =$ fixture and stray capacitance $\leq 3\ \text{pF}$.
 Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Propagation delay and transition times waveforms. (rise and fall times)

9 GATE BUFFER

The device contains 9 buffer gates.





Fig. 1 Logic diagram.
Pin numbers of SLIM CERDIP package are between brackets.

Fig. 2 Pin designation.
Slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay	t_{PLH}, t_{PHL}	typ.	2,0 ns
Power consumption per package	P_{av}	typ.	350 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100126Y: 24-lead flat-pack; ceramic (SOT-138).

100126F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified;
 $V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}\text{C}$

description	symbol	min.	typ.	max.	unit	remarks
input current HIGH	I_{IH}	—	—	350	μA	$V_{in} = V_{IHmax}$
input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
supply current	$-I_{EE}$	46	78	96	mA	inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT	t_{PLH} t_{PHL}	1,05	2,75	1,05	2,75	1,05	2,75	ns	see Figs 3 and 4
transition time	t_{TLH} t_{THL}	1,15	3,30	1,15	3,30	1,05	3,30	ns	

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay G_n to OUTPUT	t_{PLH} t_{PHL}	1,05	2,55	1,05	2,55	1,05	2,55	ns	see Figs 3 and 4
transition time	t_{TLH} t_{THL}	1,15	3,30	1,15	3,30	1,05	3,30	ns	




Fig. 3 Switching time test circuit

$V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$;
 $L_1 = L_2 =$ equal length. $50\ \Omega$ -impedance lines.
 $R_t = 50\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $50\ \Omega$ to ground.
 $C_L =$ fixture and stray capacitance $\leq 3\ \text{pF}$.
 Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Propagation delay and transition times waveforms.
(rise and fall times)

TRIPLE D-TYPE MASTER-SLAVE FLIP-FLOP

The device has three D-type master-slave flip-flops with direct and complement outputs, separate clock, set and reset.

In addition, all three flip-flops have a common clock, set and reset.




Fig. 1 Logic diagram. Pin numbers of SLIM CERDIP package are between brackets.




Fig. 2 Pin designation. Slim cerdip and flat packages.

QUICK REFERENCE DATA

Supply voltage
 Operating ambient temperature
 Average propagation delay
 Power consumption per package

VEE
 Tamb
 tPLH, tPHL
 Pav

typ. -4,5 V
 0 to +85 °C
 1,3 ns
 495 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100131Y: 24-lead flat-pack; ceramic (SOT-138).
 100131F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS							OUTPUTS	
D _i	MC	CK _i	MS	S _i	MR	R _i	Q _{n+1}	\overline{Q}_{n+1}
15(12) 24(21) 6(3)	20(17) 20(17) 20(17)	16(13) 1(22) 5(2)	19(16) 19(16) 19(16)	18(15) 23(20) 3(24)	22(19) 22(19) 22(19)	17(14) 2(23) 4(1)	14(11) 11(8) 7(4)	13(10) 12(9) 8(5)
x	x	x	L	L	H	x	L	H
x	x	x	L	L	x	H	L	H
x	x	x	H	x	L	L	H	L
x	x	x	x	H	L	L	H	L
x	x	x	H	x	H	x	*	*
x	x	x	H	x	x	H	*	*
x	x	x	x	H	H	x	*	*
x	x	x	x	H	x	H	*	*
x	x	/	L	L	L	L	Q _n	Q _n
x	/	H	L	L	L	L	Q _n	Q _n
x	x	x	L	L	L	L	Q _n	Q _n
H	/	L	L	L	L	L	H	L
L	/	L	L	L	L	L	L	H
H	L	/	L	L	L	L	H	L
L	L	/	L	L	L	L	L	H

D_i = Data input MC = Master Clock CK_i = Clock
 MS = Master Set S_i = Set input MR = Master Reset
 R_i = Reset Q = direct output \overline{Q} = Complement output
 n = state before transition n+1 = state after transition = LOW or HIGH transition

DATA enters a master, when both CLOCK and MASTER CLOCK are LOW, and transfers to the slave, when the CLOCK or MASTER CLOCK (or both) go HIGH. If the SET (or MASTER SET) is HIGH while the RESET (or MASTER RESET) is HIGH, the output is undefined.

Positive logic
 H = 1 = HIGH state (the more positive voltage)
 L = 0 = LOW state (the less positive voltage)
 x = state is immaterial (H or L)
 * = output is undefined

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified; $V_{CC1} = V_{CC2} = \text{ground}$; $T_{\text{amb}} = 0$ to $+85^{\circ}\text{C}$

description	symbol	min.	typ.	max.	unit	remarks
input current HIGH D _i , CK _i	I _{IH}	—	—	240	μA	V _{in} = V _{IHmax}
MC, MS, MR	I _{IH}	—	—	450	μA	
R _i , S _i	I _{IH}	—	—	530	μA	
input current LOW	I _{IL}	0,5	—	—	μA	V _{in} = V _{ILmin}
supply current	-I _{EE}	74	110	149	mA	inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay MC to OUTPUT	t _{PLH} t _{PHL}	0,75	2,40	0,75	2,15	0,70	2,30	ns	see Figs 3 and 5
CK _i to output	t _{PLH} t _{PHL}	0,70	2,20	0,70	2,00	0,70	2,20	ns	
MR, MS to output MC, CK; LOW	t _{PLH} t _{PHL}	1,10	2,70	1,05	2,60	1,05	2,70	ns	see Figs 3 and 6
MC, CK; HIGH	t _{PLH} t _{PHL}	1,05	3,05	1,05	2,95	1,05	3,05	ns	
R, S to output MC, CK; LOW	t _{PLH} t _{PHL}	0,65	1,90	0,70	1,70	0,70	1,90	ns	
MC, CK; HIGH	t _{PLH} t _{PHL}	0,70	2,10	0,70	2,00	0,70	2,20	ns	
transition time	t _{TLH} t _{THL}	0,45	2,00	0,45	1,60	0,45	1,70	ns	see Figs
set-up time data	t _s	0,90	—	0,70	—	0,90	—	ns	see Fig. 7
hold time data	t _h	0,60	—	0,60	—	0,80	—	ns	see Fig. 7
release time	t _r	1,50	—	1,30	—	1,50	—	ns	see Fig. 7
R and S	t _r	2,50	—	2,30	—	2,50	—	ns	
toggle freq.	f _{max}	325	—	325	—	325	—	MHz	see Figs
Pulsewidth HIGH MC, MR, MS, CK R and S	t _{PW(H)}	2,50	—	2,50	—	2,50	—	ns	see Figs

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
propagation delay MC to OUTPUT	t _{PLH} t _{PHL}	0,75	2,20	0,75	1,95	0,70	2,10	ns	see Figs 3 and 5
CK _n to output	t _{PLH} t _{PHL}	0,70	2,00	0,70	1,80	0,70	2,00	ns	
MR,MS to output MC, CK; LOW	t _{PLH} t _{PHL}	1,10	2,50	1,05	2,40	1,05	2,50	ns	
MC, CK; HIGH	t _{PLH} t _{PHL}	1,05	2,85	1,05	2,75	1,05	2,85	ns	see Figs 3 and 6
R, S to output MC, CK; LOW	t _{PLH} t _{PHL}	0,65	1,70	0,70	1,50	0,70	1,70	ns	
MC, CK; HIGH	t _{PLH} t _{PHL}	0,70	1,90	0,70	1,80	0,70	2,00	ns	
transition time	t _{TLH} t _{THL}	0,45	2,00	0,45	1,60	0,45	1,70	ns	see Figs 3,5&6
set-up time data	t _s	0,80	—	0,60	—	0,80	—	ns	see Fig. 7
hold time data	t _h	0,50	—	0,50	—	0,70	—	ns	see Fig. 7
release time R and S	t _r	1,40	—	1,20	—	1,40	—	ns	see Fig. 6
MR, MS	t _r	2,40	—	2,20	—	2,40	—	ns	
toggle freq.	f _{max}	350	—	350	—	350	—	MHz	see Figs 4 and 5
pulsewidth HIGH MC,MR,MS,CK R and S	t _{PW(H)}	2,50	—	2,50	—	2,50	—	ns	see Figs 5 and 6




Fig. 3 Switching time test circuit

$V_{CC1} = V_{CC2} = +2\text{ V}; V_{EE} = -2,5\text{ V};$
 $L_1 = L_2 =$ equal length, $50\ \Omega$ -impedance lines.
 $R_t = 50\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $50\ \Omega$ to ground.
 $C_L =$ fixture and stray capacitance $\leq 3\ \text{pF}$.
 Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Toggle frequency test circuit




Fig. 5 Propagation delay (Clock) and transition times.




Fig. 6 Propagation delay (Resets).




Fig. 7 Data set-up and hold time.

- Notes: t_s is the minimum time **before** the transition of the clock that information must be present at the data input.
 t_h is the minimum time **after** the transition of the clock that information must remain unchanged at the data input.

TRIPLE D-TYPE MASTER-SLAVE FLIP-FLOP

The device has three D-type master-slave flip-flops with direct and complement outputs, separate clock, set and reset. In addition, all three flip-flops have a common clock, set and reset.




Fig. 1 Logic diagram. Pin numbers of SLIM CERDIP package are between brackets.




Fig. 2 Pin designation. Slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4.5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay	t_{PLH}, t_{PHL}	typ.	1.3 ns
Power consumption per package	P_{av}	typ.	495 mW

FAMILY DATA see Family Specifications
 PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION
 100131AY: 24-lead flat-pack; ceramic (SOT-138).
 100131AF: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS							OUTPUTS	
D _i	MC	CK _i	MS	S _i	MR	R _i	Q _{n+1}	\overline{Q}_{n+1}
15(12)	20(17)	16(13)	19(16)	18(15)	22(19)	17(14)	14(11)	13(10)
24(21)	20(17)	1(22)	19(16)	23(20)	22(19)	2(23)	11(8)	12(9)
6(3)	20(17)	5(2)	19(16)	3(24)	22(19)	4(1)	7(1)	8(5)
x	x	x	L	L	H	x	L	H
x	x	x	L	L	x	H	L	H
x	x	x	H	x	L	L	H	L
x	x	x	x	H	L	L	H	L
x	x	x	H	x	H	x	*	*
x	x	x	H	x	x	H	*	*
x	x	x	x	H	H	x	*	*
x	x	x	x	H	x	H	*	*
x	x	↗	L	L	L	L	Q _n	Q _n
x	↗	H	L	L	L	L	Q _n	Q _n
x	x	x	L	L	L	L	Q _n	Q _n
H	↗	L	L	L	L	L	H	L
L	↗	L	L	L	L	L	L	H
H	L	↗	L	L	L	L	H	L
L	L	↗	L	L	L	L	L	H

D_i = Data input MC = Master Clock CK_i = Clock
 MS = Master Set S_i = Set MR = Master Reset
 R_i = Reset Q = direct Output \overline{Q} = Complement Output
 n = state before transition n+1 = state after transition ↗ = LOW to HIGH transition

DATA enters a master, when both CLOCK and MASTER CLOCK are LOW, and transfers to the slave, when the CLOCK or MASTER CLOCK (or both) go HIGH. If the SET (or MASTER SET) is HIGH while the RESET (or MASTER RESET) is HIGH, the output is undefined.

Positive logic
 H = 1 = HIGH state (the more positive voltage)
 L = 0 = LOW state (the less positive voltage)
 x = state is immaterial (H or L)
 * = output is undefined

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified; $V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}\text{C}$

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH						
D_i, CK_i	I_{IH}	—	—	240	μA	$V_{in} = V_{IHmax}$
Mc, MS, MR	I_{IH}	—	—	450	μA	
R_i, S_i	I_{IH}	—	—	530	μA	
Input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
Supply current	$-I_{EE}$	74	110	149	mA	inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

FLAT PACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
MC to OUTPUT	t_{PLH} t_{PHL}	0,75	1,80	0,75	1,80	0,75	1,85	ns	Figs 3 and 5
CK_i to output	t_{PLH} t_{PHL}	0,70	1,60	0,70	1,60	0,70	1,70	ns	
MR, MS to output									
MC, CK_i LOW	t_{PLH} t_{PHL}	1,05	2,30	1,05	2,30	1,05	2,40	ns	Figs 3 and 6
MC, CK_i HIGH	t_{PLH} t_{PHL}	1,10	2,60	1,10	2,50	1,10	2,70	ns	
R_i, S_i to output									
MC, CK_i LOW	t_{PLH} t_{PHL}	0,65	1,50	0,70	1,50	0,70	1,70	ns	
MC, CK_i HIGH	t_{PLH} t_{PHL}	0,70	1,80	0,70	1,70	0,70	2,00	ns	
Transition time	t_{TLH} t_{THL}	0,45	1,40	0,45	1,40	0,45	1,40	ns	see Figs 3, 5 and 6
Set-up time data	t_s	0,80	—	0,60	—	0,80	—	ns	see Fig. 7
Hold time data	t_h	0,50	—	0,50	—	0,50	—	ns	see Fig. 7
Release time									
R_i and S_i	t_r	1,20	—	1,20	—	1,30	—	ns	see Fig. 6
MR and MS	t_r	2,10	—	2,10	—	2,20	—	ns	
Toggle frequency	f_{max}	400	—	400	—	400	—	MHz	see Figs 4 and 5
Pulse width HIGH									
MC, MR, MS, CK_i									
R_i and S_i	$tpw(H)$	2,50	—	2,50	—	2,50	—	ns	see Figs 5 and 6

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay MC to OUTPUT	t _{PLH} t _{PHL}	0,75	2,00	0,75	2,00	0,75	2,05	ns	Figs 3 and 5
CK _i to output	t _{PLH} t _{PHL}	0,70	1,80	0,70	1,80	0,70	1,90	ns	
MR, MS to output MC, CK _i LOW	t _{PLH} t _{PHL}	1,05	2,50	1,05	2,50	1,05	2,50	ns	Figs 3 and 6
MC, CK _i HIGH	t _{PLH} t _{PHL}	1,10	2,80	1,10	2,70	1,10	2,90	ns	
R _i , S _i to output MC, CK _i LOW	t _{PLH} t _{PHL}	0,65	1,70	0,70	1,70	0,70	1,90	ns	
MC,CK _i HIGH	t _{PLH} t _{PHL}	0,70	2,00	0,70	1,90	0,70	2,20	ns	
Transition time	t _{TLH} t _{THL}	0,45	1,40	0,45	1,40	0,45	1,40	ns	see Figs 3, 5 and 6
Set-up time data	t _s	0,90	—	0,70	—	0,90	—	ns	see Fig. 7
Hold time data	t _h	0,60	—	0,60	—	0,70	—	ns	see Fig. 7
Release time R _i and S _i	t _r	1,40	—	1,30	—	1,50	—	ns	see Fig. 6
MR and MS	t _r	2,30	—	2,30	—	2,40	—	ns	
Toggle frequency	f _{max}	400	—	400	—	400	—	MHz	see Figs 4 and 5
Pulse width HIGH MC,MR,MS,CK _i R _i and S _i	t _{PW(H)}	2,50	—	2,50	—	2,50	—	ns	see Figs 5 and 6




Fig. 3 Switching time test circuit.

Notes:

- $V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$;
- $L_1 = L_2 =$ equal length $50\ \Omega$ impedance lines.
- $R_t = 50\ \Omega$ terminator internal to scope.
- Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
- All unused outputs are loaded with $50\ \Omega$ to ground.
- C_L fixture and stray capacitance $\leq 3\ \text{pF}$.
- Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Toggle frequency test circuit.




Fig. 5 Propagation delay (Clock) and transition times.




Fig. 6 Propagation delay (Resets).




Fig. 7 Data set-up and hold time.

Notes: t_s is the minimum time **before** the transition of the clock that information must be present at the data input.

t_h is the minimum time **after** the transition of the clock that information must remain unchanged at the data input.

DEVELOPMENT SAMPLE DATA

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

100136

FOUR BIT COUNTER - SHIFT REGISTER

The device operates as a 4-bit up/down counter, or as a 4-bit up/down shift register; the operating mode is determined by three selection inputs S_n . These selection inputs also permit parallel loading, synchronous reset or complement of flip-flop outputs. D_0 is the serial input for up shifting, D_3 for down shifting. In counting operations the \overline{TC} output goes LOW when the counter reaches 15 in the count-up mode or 0 in the count-down mode. In the shift mode (set by $S_{0,1,2}$) \overline{TC} repeats the Q_3 output. A HIGH signal at MR enables asynchronous master reset. Two count enables (\overline{CEP} and \overline{CET}) allow multi-stage counter cascading.




Fig. 1 Pin numbers of SLIM Cerdip package are between brackets.




Fig. 2 Pin designation. Slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay	t_{PLH}, t_{PHL}	typ.	1,8 ns
Power consumption per package	P_{av}	typ.	945 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100136Y: 24-lead flat-pack; ceramic (SOT-138).

100136F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS									OUTPUTS					mode
MR	S ₀	S ₁	S ₂	\overline{CEP}	D ₀ / \overline{CET}	D ₃	CP	Q ₀	Q ₁	Q ₂	Q ₃	\overline{TC}		
H	L	L	L	x	x	x	x	L	L	L	L	L	master reset	
H	L	H	L	x	x	x	x	L	L	L	L	L		
H	H	H	L	x	x	x	x	L	L	L	L	L		
H	L	L	H	x	L	x	x	L	L	L	L	L		
H	L	L	H	x	H	x	x	L	L	L	L	H		
H	L	H	H	x	x	x	x	L	L	L	L	H		
H	H	H	H	x	x	x	x	L	L	L	L	H		
H	H	L	L	x	x	x	x	L	L	L	L	L		
H	H	L	H	x	x	x	x	L	L	L	L	H		
L	L	L	L	x	x	x	/	P ₀	P ₁	P ₂	P ₃	L		Preset
L	L	L	H	L	L	x	/	(Q ₀₋₃)	minus 1			1)		Count down
L	L	L	H	H	L	x	x	Q ₀	Q ₁	Q ₂	Q ₃	1)		Count down with \overline{CEP} not active
L	L	L	H	x	H	x	x	Q ₀	Q ₁	Q ₂	Q ₃	H		Count down with \overline{CET} not active
L	L	H	L	x	x	x	/	Q ₁	Q ₂	Q ₃	D ₃	D ₃		Shift down
L	L	H	H	L	L	x	/	(Q ₀₋₃)	plus 1			2)		Count up
L	L	H	H	H	L	x	x	Q ₀	Q ₁	Q ₂	Q ₃	2)		Count up with \overline{CEP} not active
L	L	H	H	x	H	x	x	Q ₀	Q ₁	Q ₂	Q ₃	H	Count up with \overline{CET} not active	
L	H	L	L	x	x	x	/	$\overline{Q_0}$	$\overline{Q_1}$	$\overline{Q_2}$	$\overline{Q_3}$	L	Invert	
L	H	L	H	x	x	x	/	L	L	L	L	H	Clear	
L	H	H	L	x	x	x	/	D ₀	Q ₀	Q ₁	Q ₂	Q ₂	Shift up	
L	H	H	H	x	x	x	x	Q ₀	Q ₁	Q ₂	Q ₃	H	Hold	

Notes:

- 1) L if Q₀ to Q₃ = L L L L ; H if Q₀ to Q₃ ≠ L L L L
- 2) L if Q₀ to Q₃ = H H H H ; H if Q₀ to Q₃ ≠ H H H H

Positive logic

H = 1 = HIGH state (the more positive voltage)

L = 0 = LOW state (the less positive voltage)

x = state is immaterial (H or L)

/ = LOW to HIGH transition

RATINGS see Family Specifications.

SELECTION TABLE

S ₀	S ₁	S ₂	Operating modes
L	L	L	parallel load; DATA available on P _n will be loaded with next clock pulse
L	L	H	down counter; each clock pulse decreases the counter value
L	H	L	shift down; each clock pulse shifts D ₃ to Q ₃ , Q _n to Q _{n-1}
L	H	H	up counter; each clock pulse increases the counter value complement mode; contents of flip-flop can be synchronously inverted
H	L	L	complement mode; contents of flip-flop can be synchronously inverted
H	L	H	reset; enables a synchronous reset
H	H	L	shift up; each clock pulse shifts Q _n to Q _{n+1} , D ₀ to Q ₀
H	H	H	hold mode; no change for Q _n

The TC output can be connected to the D₀/ $\overline{\text{CET}}$ input of another 100136 for multi-stage counting of shift up operation.

D.C. CHARACTERISTICS

V_{EE} = -4,2 to -4,8 V; unless otherwise specified;

V_{CC} = V_{CC2} = ground, T_{amb} = 0 to +85°C

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH						
P _n , S _n	I _{IH}	—	—	180	μA	V _{in} = V _{IHmax}
$\overline{\text{CEP}}$	I _{IH}	—	—	200	μA	
MR	I _{IH}	—	—	240	μA	
D ₃	I _{IH}	—	—	280	μA	
CK	I _{IH}	—	—	390	μA	
D ₀ / $\overline{\text{CET}}$	I _{IH}	—	—	530	μA	
Input current LOW	I _{IL}	0,5	—	—	μA	V _{in} = V _{ILmin}
Supply current	-I _{EE}	136	210	283	mA	inputs open

A.C. CHARACTERISTICS

 $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
CK to Q_n, \bar{Q}_n	t_{PLH} t_{PHL}	0,85	2,35	0,85	2,35	0,85	2,50	ns	see Figs 3 and 5
CK to \bar{TC}	t_{PLH} t_{PHL}	1,80	5,00	1,80	4,80	1,80	5,40	ns	
MR to Q_n, \bar{Q}_n	t_{PLH} t_{PHL}	1,20	3,15	1,35	3,15	1,20	3,30	ns	see Figs 3 and 6
MR to \bar{TC}	t_{PLH} t_{PHL}	2,10	5,00	2,10	5,00	2,10	5,50	ns	
D_0/\bar{CET} to \bar{TC}	t_{PLH} t_{PHL}	1,40	3,40	1,40	3,40	1,40	3,70	ns	see Figs 3 and 7
S_n to \bar{TC}	t_{PLH} t_{PHL}	1,40	5,00	1,60	5,00	1,60	5,50	ns	
Transition time	t_{TLH} t_{THL}	0,45	1,80	0,45	1,80	0,45	1,80	ns	see Figs 3, 5, 6 and 7
Set-up time									
D_3, D_0	t_s	2,30	—	2,30	—	2,30	—	ns	see Fig. 8
P_n	t_s	2,30	—	2,30	—	2,30	—	ns	
CET, \bar{CEP}	t_s	2,30	—	2,30	—	2,30	—	ns	
S_n	t_s	3,80	—	3,80	—	3,80	—	ns	
Hold time									
D_3, D_0	t_h	0,40	—	0,40	—	0,40	—	ns	see Fig. 8
P_n	t_h	0,30	—	0,30	—	0,30	—	ns	
CET, \bar{CEP}	t_h	0,40	—	0,40	—	0,40	—	ns	
S_n	t_h	-0,2	—	-0,2	—	-0,2	—	ns	
Release time									
MR	t_r	2,80	—	2,80	—	2,80	—	ns	see Fig. 6
Shift frequency	f_{max}	250	—	250	—	250	—	MHz	see Figs 4 and 5
Pulse width HIGH									
CK, R	t_{PWH}	2,50	—	2,50	—	2,50	—	ns	see Figs 5 and 6

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
CK to Q_n, \bar{Q}_n	t_{PLH} t_{PHL}	0,85	2,15	0,85	2,15	0,85	2,30	ns	see Figs 3 and 5
CK to \bar{TC}	t_{PLH} t_{PHL}	1,80	4,80	1,80	4,60	1,80	5,20	ns	
MR to Q_n, \bar{Q}_n	t_{PLH} t_{PHL}	1,20	2,95	1,35	2,95	1,20	3,10	ns	see Figs 3 and 6
MR to \bar{TC}	t_{PLH} t_{PHL}	2,10	4,80	2,10	4,80	2,10	5,30	ns	
D_0/\bar{CET} to \bar{TC}	t_{PLH} t_{PHL}	1,40	3,20	1,40	3,20	1,40	3,50	ns	see Figs 3 and 7
S_n to \bar{TC}	t_{PLH} t_{PHL}	1,40	4,80	1,60	4,80	1,60	5,30	ns	
Transition time	t_{TLH} t_{THL}	0,45	1,80	0,45	1,80	0,45	1,80	ns	see Figs 3, 5, 6 and 7
Set-up time									
D_3, D_0	t_s	2,10	—	2,10	—	2,10	—	ns	see Fig. 8
P_n	t_s	2,10	—	2,10	—	2,10	—	ns	
\bar{CET}, \bar{CEP}	t_s	2,10	—	2,10	—	2,10	—	ns	
S_n	t_s	3,60	—	3,60	—	3,60	—	ns	
Hold time									
D_3, D_0	t_h	0,20	—	0,20	—	0,20	—	ns	see Fig. 8
P_n	t_h	0,10	—	0,10	—	0,10	—	ns	
\bar{CET}, \bar{CEP}	t_h	0,20	—	0,20	—	0,20	—	ns	
S_n	t_h	-0,4	—	-0,4	—	-0,4	—	ns	
Release time									
MR	t_r	2,60	—	2,60	—	2,60	—	ns	see Fig. 6
Shift frequency	f_{max}	250	—	250	—	250	—	MHz	see Figs 4 and 5
Pulse width HIGH									
CK, R	t_{PWH}	2,50	—	2,50	—	2,50	—	ns	see Figs 5 and 6




Fig. 3 Switching time test circuit.

$V_{CC1} = V_{CC2} = +2\text{ V}; V_{EE} = -2,5\text{ V};$
 $L_1 = L_2 =$ equal length $50\ \Omega$ impedance lines.
 $R_t = 50\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $50\ \Omega$ to ground.
 C_L fixture and stray capacitance $\leq 3\ \text{pF}$.

Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Shift frequency test circuit (shift up)
 $S_{0,1,2} = +1,05\text{ V}.$




Fig. 5 Propagation delay (Clock) and transition times.




Fig. 6 Propagation delay (Reset)

DEVELOPMENT SAMPLE DATA




Fig. 7 Propagation delay (Serial Data, Selects)




Fig. 8 Set-up and hold times.

Notes: t_s is the minimum time **before** the transition of the clock that information must be present at the data input.

t_h is the minimum time **after** the transition of the clock that information must remain unchanged at the data input.

EIGHT-BIT SHIFT REGISTER

The device has eight D-type flip-flops and two selection inputs S_0 and S_1 . These permit a parallel loading, left shifting, right shifting or hold operation mode.




Fig. 1 Pin numbers of SLIM Cerdip package are between brackets.




Fig. 2 Pin designation. Slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay	t_{PLH}, t_{PHL}	typ.	1,7 ns
Power consumption per package	P_{av}	typ.	785 mW

FAMILY DATA see Family Specifications
 PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION
 100141Y: 24-lead flat-pack; ceramic (SOT-138).
 100141F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS			OUTPUTS								mode
S ₀	S ₁	CK	Q _{n+1} 7	Q _{n+1} 6	Q _{n+1} 5	Q _{n+1} 4	Q _{n+1} 3	Q _{n+1} 2	Q _{n+1} 1	Q _{n+1} 0	
L	L	↘	7 P _n	6 P _n	5 P _n	4 P _n	3 P _n	2 P _n	1 P _n	1 P _n	register load
L	H	↘	7 D _n	7 Q _n	6 Q _n	5 Q _n	4 Q _n	3 Q _n	2 Q _n	1 Q _n	right shift
H	L	↘	6 Q _n	5 Q _n	4 Q _n	3 Q _n	2 Q _n	1 Q _n	0 Q _n	0 D _n	left shift
H	H	x	7 Q _n	6 Q _n	5 Q _n	4 Q _n	3 Q _n	2 Q _n	1 Q _n	0 Q _n	hold state

Positive logic

H = 1 = HIGH state (the more positive voltage)

L = 0 = LOW state (the less positive voltage)

x = state is immaterial (H or L)

↘ = LOW to HIGH transition

n = last state

n+1 = next state after transition

D.C. CHARACTERISTICS

V_{EE} = -4,2 to -4,8 V; unless otherwise specified;

V_{CC1} = V_{CC2} = ground; T_{amb} = 0 to +85°C

	symbol	min.	typ.	max.	unit	remarks
Input current HIGH						
CK _n , S _n	I _{IH}	—	—	640	μA	V _{in} = V _{IHmax}
D _n , P _n , S _n	I _{IH}	—	—	220	μA	
Input current LOW	I _{IL}	0,5	—	—	μA	V _{in} = V _{ILmin}
Supply current	-I _{EE}	119	175	238	mA	inputs open

RATINGS see Family Specifications.

A.C. CHARACTERISTICS

 $-V_{EE} = 4,2$ to $4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay CK to output	t _{PLH} t _{PHL}	0,90	2,40	1,10	2,40	1,10	2,55	ns	see Figs 3 and 5
Transition time	t _{T LH} t _{T HL}	0,45	1,40	0,45	1,30	0,45	1,40	ns	
Set-up time D _n , P _n	t _s	1,40	—	1,40	—	1,70	—	ns	see Fig. 6
S _n	t _s	3,00	—	3,00	—	3,40	—	ns	
Hold time D _n , P _n	t _h	0,60	—	0,60	—	0,60	—	ns	see Figs 4 and 5
S _n	t _h	0,10	—	0,10	—	0,10	—	ns	
Shift frequency	f _{max}	275	—	275	—	275	—	MHz	
Pulse width HIGH CK	t _{PWH}	2,50	—	2,50	—	2,50	—	ns	see Fig. 5

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay CK to output	t _{PLH} t _{PHL}	0,90	2,20	1,10	2,20	1,10	2,35	ns	see Figs 3 and 5
Transition time	t _{T LH} t _{T HL}	0,45	1,40	0,45	1,30	0,45	1,40	ns	
Set-up time D _n , P _n	t _s	1,20	—	1,20	—	1,50	—	ns	see Fig. 6
S _n	t _s	2,80	—	2,80	—	3,20	—	ns	
Hold time D _n , P _n	t _h	0,50	—	0,50	—	0,50	—	ns	see Figs 4 and 5
S _n	t _h	0	—	0	—	0	—	ns	
Shift frequency	f _{max}	300	—	300	—	300	—	MHz	
Pulse width HIGH CK	t _{PWH}	2,50	—	2,50	—	2,50	—	ns	see Fig. 5




Fig. 3 Switching time test circuit.

Notes:

$V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$;

$L_1 = L_2 =$ equal length $50\ \Omega$ impedance lines.

$R_t = 50\ \Omega$ terminator internal to scope.

Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .

All unused outputs are loaded with $50\ \Omega$ to ground.

C_L fixture and stray capacitance $\leq 3\ \text{pF}$.

Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Shift frequency test circuit (shift left)
 P_0 to $P_7 = +1,05\text{ V}$.




Fig. 5 Propagation delay and transition times.




Fig. 6 Set-up and hold times.

Notes: t_s is the minimum time before the transition of the clock that information must be present at the data input.

t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input.

DEVELOPMENT SAMPLE DATA

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

100142

4x4 CONTENT ADDRESSABLE MEMORY

The device is a 4 word x 4 bit content addressable memory (CAM). Each word location is selected by one address line. The mask input of a data input blocks data storage. When the mask is HIGH the data input is simultaneously compared with each of the four memory words. If a search compare results in a match this output will go LOW. A HIGH mask on any bit forces a match of that bit.




Fig. 1 Pin numbers of SLIM CERDIP package are between brackets.




Fig. 2 Pin designation. Slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V _{EE}	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay	t _{PLH} , t _{PHL}	typ.	3,5 ns
Power consumption per package	P _{av}	typ.	855 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100142Y: 24-lead flat-pack; ceramic (SOT-138).

100142F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

\overline{WS}	INPUTS			FF Q_{ij}	OUTPUTS		mode
	A_j	D_j	M_{Kj}		M_j	Q_j	
x	H	x	x	nc	x	L	write disabled
x	L	x	H	nc	L	Q_{ijn-1}	
H	L	x	x	nc	L	Q_{ijn-1}	
L	L	H	L	H	L	H	write
L	L	L	L	L	L	L	
H	L	x	x	H	x	H	read
H	L	x	x	L	x	L	
H	x	x	H	nc	L	x	match masked
H	L	H	L	L	H	L	match not satisfied
H	H	H	L	L	H	L	
H	H	L	L	H	H	L	
H	L	L	L	H	H	H	
H	L	H	L	H	L	H	match satisfied
H	H	H	L	H	L	L	
H	H	L	L	L	L	L	
H	L	L	L	L	L	L	

Notes:

- i = for the selected word (i-th)
- j = for the selected bit (j-th)
- nc = no change from previous state
- n-1 = previous cell state

Positive logic

- H = 1 = HIGH state (the more positive voltage)
- L = 0 = LOW state (the less positive voltage)
- x = state is immaterial (H or L)

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified; $V_{CC1} = V_{CC2} = \text{ground}$; $T_{amb} = 0$ to $+85^{\circ}\text{C}$

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH	I_{IH}	—	—	200	μA	$V_{in} = V_{IHmax}$
LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
Supply current	$-I_{EE}$	114	190	288	mA	inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay A_n to Q_n	t_{AD}	1,20	4,40	1,20	4,30	1,20	4,50	ns	see Figs 3, 4, 5 and 6
\overline{D}_n to M_n	t_{DM}	1,60	3,70	1,60	3,60	1,60	3,80	ns	
MK_n to M_n	t_{MM}	1,20	3,90	1,20	3,90	1,20	4,00	ns	
Data in to data out D_n to Q_n	t_{DD}	1,70	4,40	1,70	4,40	1,70	4,60	ns	
Write to Data out \overline{WS} to Q_n	t_{WD}	2,50	5,40	2,50	5,20	2,30	5,10	ns	
Address to Match A_n to M_n	t_{AM}	2,50	4,60	2,50	4,60	2,50	4,90	ns	see Figs 4, 5, 6
Mask to Data out MK_n to Q_n	t_{MD}	2,20	4,90	2,20	4,80	2,20	5,00	ns	
Write to Match \overline{WS} to M_n	t_{WSM}	2,80	4,90	2,80	4,80	2,80	5,10	ns	
Write pulse width	t_w	1,40	—	1,40	—	1,40	—	ns	
Set-up time A to \overline{WS}	t_{AS}	1,50	—	1,50	—	1,50	—	ns	see Fig. 6
D to \overline{WS}	t_{DS}	0,70	—	0,70	—	0,70	—	ns	
M to \overline{WS}	t_{MS}	1,20	—	1,20	—	1,20	—	ns	
Hold time WS to A	t_{AH}	1,50	—	1,50	—	1,50	—	ns	see Fig. 6
WS to D	t_{DH}	1,20	—	1,20	—	1,20	—	ns	
WS to M	t_{MH}	2,60	—	2,60	—	2,60	—	ns	
Transition time t_{TLH}	t_{TLH}	0,50	2,20	0,50	2,20	0,50	2,20	ns	See Figs 4 and 5
	t_{THL}								

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
A _n to Q _n	t _{AD}	1,20	4,20	1,20	4,10	1,20	4,30	ns	see Figs 3, 4, 5, 6
D _n to M _n	t _{DM}	1,60	3,50	1,60	3,40	1,60	3,60	ns	see Figs 4, 5, 7
M _{K_n} to M _n	t _{MM}	1,20	3,70	1,20	3,70	1,20	3,80	ns	
Data in to data out									
D _n to Q _n	t _{DD}	1,70	4,20	1,70	4,20	1,70	4,40	ns	
Write to Data out									
W _S to Q _n	t _{WD}	2,50	5,20	2,50	5,00	2,30	4,90	ns	
Address to Match									
A _n to M _n	t _{AM}	2,50	4,40	2,50	4,40	2,50	4,70	ns	see Figs 4, 5 and 6
Mask to Data out									
M _{K_n} to Q _n	t _{MD}	2,20	4,70	2,20	4,60	2,20	4,80	ns	
Write to Match									
W _S to M _n	t _{WSM}	2,80	4,70	2,80	4,60	2,80	4,90	ns	
Write pulse width	t _w	1,20	—	1,20	—	1,20	—	ns	
Set-up time									
A to W _S	t _{AS}	1,30	—	1,30	—	1,30	—	ns	see Fig. 6
D to W _S	t _{DS}	0,50	—	0,50	—	0,50	—	ns	
M to W _S	t _{MS}	1,00	—	1,00	—	1,00	—	ns	
Hold time									
W _S to A	t _{AH}	1,30	—	1,30	—	1,30	—	ns	see Fig. 6
W _S to D	t _{DH}	1,00	—	1,00	—	1,00	—	ns	
W _S to M	t _{MH}	2,40	—	2,40	—	2,40	—	ns	
Transition time	t _{TLH}	0,50	2,20	0,50	2,20	0,50	2,20	ns	See Figs 4 and 5
	t _{THL}								




Fig. 3 Read mode waveforms.

7287831




Fig. 4 Switching time test circuit.

$V_{CC1} = V_{CC2} = +2\text{ V}; V_{EE} = -2,5\text{ V};$
 $L_1 = L_2 =$ equal length $50\ \Omega$ impedance lines.
 $R_t = 50\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $50\ \Omega$ to ground.
 C_L fixture and stray capacitance $\leq 3\ \text{pF}$.

Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 5 Output rise and fall times.




Fig. 6 Write mode and Read/Write mode waveforms.




Fig. 7 Search mode waveform.
 a = Mask out bit compare for one or more bits.

DEVELOPMENT SAMPLE DATA

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

100145

16x4 READ WHILE WRITE REGISTER FILE

The 100145 is a 64 bit register file organized as an array of 16 x 4. Separate address inputs for read (AR) and write (AW) are intended for shorter overall cycle time by allowing one address to be setting up, while the other is being executed. Four output latches, which store data from previous operation while writing is in progress also increase operating speed. The write enable input selects the read or write mode. In the read mode the outputs can be forced LOW by a HIGH signal on either of the output enable. One write enable input and output enable can be connected to serve as a chip select. When \overline{CS} input is HIGH (with LOW other \overline{OE}) the circuit is in the read mode and the data are latched in the output latches and become available as soon as \overline{CS} goes LOW. The master reset signal clears all cells, forces the outputs LOW and resets the output latches.




Fig. 1 Pin designation. Slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V _{EE}	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay (Access time)	t _{PLH} , t _{PHL}	typ.	3,5 ns
Power consumption per package	P _{av}	typ.	750 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100145Y: 24-lead flat-pack; ceramic (SOT-138)

100145F: 24-lead dual in-line; ceramic (cerdip) (SOT-149)

FUNCTION TABLE

DATA		inputs				outputs		mode	
	\overline{WE}_1	\overline{WE}_2	\overline{OE}_1	\overline{OE}_2	MR	Q			
L	L	L	L	L	L	data from latches		write	hold (previous operation)
H	x	L	L	L	L	read data		read	data are latched
H	x	x	H	L	L	L		read	data are latched
H	x	H	x	L	L	L		read	data are latched
x	H	L	L	L	L	read data		read	data are latched
x	H	x	H	L	L	L		read	data are latched
x	H	H	x	L	L	L		read	data are latched
x	x	x	x	H	L	L		—	clears all cells

Positive logic

H = 1 = HIGH state (the more positive voltage)

L = 0 = LOW state (the less positive voltage)

x = state is immaterial




Fig. 2 Logic diagram.

Pin numbers of SLIM CERDIP package are between brackets.

RATINGS see Family Specifications

D.C. CHARACTERISTICS $V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified; $V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}\text{C}$

description	symbol	min.	typ.	max.	unit	remarks
input current						
HIGH	I_{IH}	—	—	240	μA	$V_{in} = V_{IHmax}$
LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
supply current	$-I_{EE}$	119	167	247	mA	inputs open

A.C. CHARACTERISTICS $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground**DUAL IN-LINE PACKAGE**

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Access/Recovery									
Address access	t_{AA}	2,00	6,70	2,00	6,70	2,00	6,70	ns	see Fig. 5
Output recovery	t_{QR}	1,00	3,10	1,00	3,10	1,00	3,10	ns	see Fig. 6
Output disable	t_{QD}	1,00	3,10	1,00	3,10	1,00	3,10	ns	
Read									
Address set-up	t_{RSA1}	3,20	—	3,20	—	3,20	—	ns	see Fig. 7
Output delay	t_{WEQ}	2,00	6,10	2,00	6,10	2,00	6,10	ns	
Output latch									
Address set-up	t_{RSA2}	8,50	—	8,50	—	8,50	—	ns	see Fig. 8
Address hold	t_{RHA}	0,20	—	0,20	—	0,20	—	ns	see Fig. 9
Write									
Address set-up	t_{WSA}	3,20	—	3,20	—	3,20	—	ns	
Address hold	t_{WHA}	0,20	—	0,20	—	0,20	—	ns	
Data set-up	t_{WSD}	6,20	—	6,20	—	6,20	—	ns	see Fig. 10
Data hold	t_{MWS}	0,20	—	0,20	—	0,20	—	ns	
Pulse width	t_W	5,20	—	5,20	—	5,20	—	ns	
Master reset									
Pulse width hold	t_M	13,7	—	13,7	—	13,7	—	ns	see Fig. 11
MR to WE disable	t_{MHW}	18,4	—	18,4	—	18,4	—	ns	
MR to Q_n	t_{MQ}	3,70	—	3,70	—	3,70	—	ns	see Fig. 12
Transition time	t_{TLH} t_{THL}	0,50	2,30	0,50	2,30	0,50	2,30	ns	see Figs 3, 4

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Access/Recovery									
Address access	t _{AA}	2,00	6,50	2,00	6,50	2,00	6,50	ns	see Fig. 5
Output recovery	t _{QR}	1,00	2,90	1,00	2,90	1,00	2,90	ns	see Fig. 6
Output disable	t _{QD}	1,00	2,90	1,00	2,90	1,00	2,90	ns	
Read									
Address set-up	t _{RSAI}	3,00	—	3,00	—	3,00	—	ns	see Fig. 7
Output delay	t _{WEQ}	2,00	5,90	2,00	5,90	2,00	5,90	ns	
Output latch									
Address set-up	t _{RSA2}	8,30	—	8,30	—	8,30	—	ns	see Fig. 8
Address hold	t _{RHA}	0,00	—	0,00	—	0,00	—	ns	see Fig. 9
Write									
Address set-up	t _{WSA}	3,00	—	3,00	—	3,00	—	ns	see Fig. 10
Address hold	t _{WHA}	0,00	—	0,00	—	0,00	—	ns	
Data set-up	t _{WSD}	6,00	—	6,00	—	6,00	—	ns	
Data hold	t _{MWS}	0,00	—	0,00	—	0,00	—	ns	
Pulse width	t _W	5,00	—	5,00	—	5,00	—	ns	
Master reset									
Pulse width hold	t _M	13,5	—	13,5	—	13,5	—	ns	see Fig. 11
MR to WE disable	t _{MHW}	18,2	—	18,2	—	18,2	—	ns	
MR to Q _n	t _{MQ}	3,50	—	3,50	—	3,50	—	ns	see Fig. 12
Transition time	t _{TLH} t _{THL}	0,50	2,20	0,50	2,20	0,50	2,20	ns	see Figs 3, 4




Fig. 3 Switching time test circuit.

$V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$;

$L_1 = L_2 =$ equal length $50\ \Omega$ impedance lines.

$R_t = 50\ \Omega$ terminator internal to scope.

Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .

All unused outputs are loaded with $50\ \Omega$ to ground.

C_L fixture and stray capacitance $\leq 3\ \text{pF}$.

Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Transition times.




Fig. 5 Access time.
 \overline{WE}_1 or $\overline{WE}_2 = H$; $\overline{OE}_1 = \overline{OE}_2 = L$




Fig. 6 Recovery time.




Fig. 7 Read timing




Fig. 8 Output latch timing (Set-up)




Fig. 9 Output latch timing (hold)




Fig. 10 Write mode set-up and hold times




Fig. 11 Master reset pulse width and hold time.




Fig. 12 Output disable time.

HEX D LATCH FLIP-FLOP

The device is composed of six latches with data inputs, data outputs and complements. All latches have a common reset and enable. A Q-output follows its D inputs when both \bar{E}_a and \bar{E}_b inputs are low. When either \bar{E}_a or \bar{E}_b (or both) are HIGH the latches store the last valid data present on their D input. Before \bar{E}_a or \bar{E}_b go HIGH the R input overrides all other inputs and makes the Q-outputs LOW.




Fig. 1 Pin designation. Slim cerdip and flat pack packages

QUICK REFERENCE DATA

Supply voltage	VEE	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay			
DATA	t _{PLH} , t _{PHL}	typ.	0,85 ns
ENABLE	t _{PLH} , t _{PHL}	typ.	1,20 ns
Power consumption per package	P _{av}	typ.	460 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100150Y: 24-lead flat-pack; ceramic (SOT-138).

100150F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS				OUTPUTS	
D	\bar{E}_a	\bar{E}_b	R	\bar{Q}	Q
17(14)	23(20)	24(21)	22(19)	15(12)	16(13)
18(15)	23(20)	24(21)	22(19)	13(10)	14(11)
19(16)	23(20)	24(21)	22(19)	11(8)	12(9)
20(17)	23(20)	24(21)	22(19)	7(4)	8(5)
1(22)	23(20)	24(21)	22(19)	5(2)	6(3)
2(23)	23(20)	24(21)	22(19)	4(1)	3(24)
H	L	L	L	L	H
L	L	L	L	H	L
x	x	H	L	no change	
x	H	x	L	no change	
x	x	x	H	H	L

Positive logic

H = 1 = HIGH state (the more positive voltage)

L = 0 = LOW state (the less positive voltage)

x = state is immaterial (H or L)

RATINGS see Family Specifications

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified;

$V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}\text{C}$

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH						
R input	I_{IH}	—	—	450	μA	$V_{in} = V_{IHmax}$
D_n inputs	I_{IH}	—	—	340	μA	
\bar{E}_a, \bar{E}_b	I_{IH}	—	—	520	μA	
Input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
Supply current	$-I_{EE}$	79	102	159	mA	inputs open




Fig. 2 Logic diagram. Pin numbers of SLIM CERDIP package are between brackets.

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay D _n to output	t _{PLH} t _{PHL}	0,45	1,50	0,50	1,40	0,50	1,50	ns	see Figs 3 and 4
\bar{E} to OUTPUT	t _{PLH} t _{PHL}	0,75	2,05	0,75	1,85	0,75	2,05	ns	
R to OUTPUT	t _{PLH} t _{PHL}	0,80	2,40	0,90	2,40	0,90	2,60	ns	see Figs 3 and 5
Transition time	t _{TLH} t _{THL}	0,45	1,50	0,45	1,50	0,45	1,50	ns	see Figs 3 and 4
DATA input set-up time	t _s	0,70	—	0,70	—	0,70	—	ns	see Fig. 6
hold time	t _h	0,70	—	0,70	—	0,70	—	ns	
RESET input release time	t _r	2,10	—	2,10	—	2,10	—	ns	see Fig. 5
Pulse width $\bar{E}_{a,b}$ LOW	t _{PWL}	2,50	—	2,50	—	2,50	—	ns	see Fig. 4
R HIGH	t _{PWH}	2,50	—	2,50	—	2,50	—	ns	see Fig. 5

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
D _n to output	t _{PLH} t _{PHL}	0,45	1,30	0,50	1,20	0,50	1,30	ns	see Figs 3 and 4
\bar{E} to OUTPUT	t _{PLH} t _{PHL}	0,75	1,85	0,75	1,65	0,75	1,85	ns	
R to OUTPUT	t _{PLH} t _{PHL}	0,80	2,20	0,90	2,20	0,90	2,40	ns	see Figs 3 and 5
Transition time	t _{TLH} t _{THL}	0,45	1,50	0,45	1,50	0,45	1,50	ns	see Figs 3 and 4
DATA input									
set-up time	t _s	0,60	—	0,60	—	0,60	—	ns	see Fig. 6
hold time	t _h	0,60	—	0,60	—	0,60	—	ns	
RESET input									
release time	t _r	2,00	—	2,00	—	2,00	—	ns	see Fig. 5
Pulse width									
$\bar{E}_{a,b}$ LOW	t _{PWL}	2,50	—	2,50	—	2,50	—	ns	see Fig. 4
R HIGH	t _{PWH}	2,50	—	2,50	—	2,50	—	ns	see Fig. 5




Fig. 3 Switching time test circuit.

$V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$;

$L_1 = L_2 =$ equal length $50\ \Omega$ impedance lines.

$R_t = 50\ \Omega$ terminator internal to scope.

Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .

All unused outputs are loaded with $50\ \Omega$ to ground.

C_L fixture and stray capacitance $\leq 3\ \text{pF}$.

Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Enable times waveform.




Fig. 5 Reset times waveform.




Fig. 6 DATA set-up and hold times.

Notes t_s is the minimum time before the transition of the enable that information must be present at the data input.

t_h is the minimum time after the transition of the enable that information must remain unchanged at the data input.

HEX D MASTER-SLAVE FLIP-FLOP

The device contains six flip-flops with direct and complement data outputs, a common reset (R) and a pair of common clock inputs. Data enter the flip flop on the LOW to HIGH transition of one of the two clock inputs.




Fig. 1 Pin designation. Slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay (Clock)	t_{PLH}, t_{PHL}	typ.	1,7 ns
Power consumption per package	P_{av}	typ.	615 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100151Y: 24-lead flat-pack; ceramic (SOT-138).

100151F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).

TRUTH TABLE

INPUTS				OUTPUTS	
D	C _{pa}	C _{pb}	R	\bar{Q}	Q
17(14)	23(20)	24(21)	22(19)	15(12)	16(13)
18(15)	23(20)	24(21)	22(19)	13(10)	14(11)
19(16)	23(20)	24(21)	22(19)	11(8)	12(9)
20(17)	23(20)	24(21)	22(19)	7(4)	8(5)
1(22)	23(20)	24(21)	22(19)	5(2)	6(3)
2(23)	23(20)	24(21)	22(19)	4(1)	3(24)
H	L	\nearrow	L	L	H
L	L	\nearrow	L	H	L
H	\nearrow	L	L	L	H
L	\nearrow	L	L	H	L
x	x	H	L	no change	
x	H	x	L	no change	
x	x	x	H	H	L
x	L	L	L	no change	

Positive logic

H = 1 = HIGH state (the more positive voltage)

L = 0 = LOW state (the less positive voltage)

x = state is immaterial (H or L)

\nearrow = LOW to HIGH transition

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{CC} = -4,2$ to $-4,8$ V; unless otherwise specified;

$V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}\text{C}$

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH						
R input	I_{IH}	—	—	450	μA	$V_{in} = V_{IHmax}$
D _n inputs	I_{IH}	—	—	225	μA	
CP _a , CP _b	I_{IH}	—	—	520	μA	
Input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
Supply current	$-I_{EE}$	98	137	210	mA	Inputs open




Fig. 2 Logic diagram

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay CP _{a,b} to Q	t _{PLH}	0,80	2,20	0,80	2,20	0,90	2,40	ns	see Figs 3 and 5
	t _{PHL}								
R to OUTPUT	t _{PLH}	1,20	2,90	1,30	3,00	1,20	3,10	ns	see Figs 3 and 6
	t _{PHL}								
Transition time	t _{TLH}	0,45	1,70	0,45	1,60	0,45	1,70	ns	see Figs 3, 5 and 6
	t _{THL}								
DATA input set-up time	t _s	0,95	—	0,90	—	0,95	—	ns	see Fig. 7
	t _h	0,70	—	0,70	—	0,70	—		
RESET input release time	t _r	2,30	—	2,30	—	2,60	—	ns	Fig. 6
Pulsewidth HIGH CP _{a,b} R	tp _{WH}	2,50	—	2,50	—	2,50	—	ns	Figs 4, 5
Toggle frequency	f _{max}	375	—	375	—	375	—	MHz	Figs 5, 6

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay CP _{a,b} to Q	t _{PLH} t _{PHL}	0,80	2,00	0,80	2,00	0,90	2,20	ns	see Figs 3 and 5
R to OUTPUT	t _{PLH} t _{PHL}	1,20	2,70	1,30	2,80	1,20	2,90	ns	see Figs 3 and 6
Transition time	t _{TLH} t _{THL}	0,45	1,70	0,45	1,60	0,45	1,70	ns	see Figs 3, 5 and 6
DATA input set-up time	t _s	0,75	—	0,70	—	0,75	—	ns	see Fig. 7
hold time	t _h	0,60	—	0,60	—	0,60	—	ns	
RESET input release time	t _r	2,20	—	2,20	—	2,50	—	ns	Fig. 6
Pulsewidth HIGH CP _{a,b} R	t _{PWH}	2,50	—	2,50	—	2,50	—	ns	Figs 4, 5
Toggle frequency	f _{max}	375	—	375	—	375	—	MHz	Figs 5, 6




Fig. 3 Switching time test circuit.

$V_{CC1} = V_{CC2} = +2 \text{ V}$; $V_{EE} = -2.5 \text{ V}$;

$L_1 = L_2 =$ equal length 50Ω impedance lines.

$R_t = 50 \Omega$ terminator internal to scope.

Decoupling $0.01 \mu\text{F}$ from ground to V_{CC} and V_{EE} .

All unused outputs are loaded with 50Ω to ground.

C_L fixture and stray capacitance $\leq 3 \text{ pF}$.

Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Toggle frequency test circuit.




Fig. 5 Propagation delay (Clock) and transition times.




Fig. 6 Propagation delay (Reset).




Fig. 7 Set-up and hold times.

- Notes t_s is the minimum time **before** the transition of the clock that information must be present at the data input.
 t_h is the minimum time **after** the transition of the clock that information must remain unchanged at the data input.

QUADRUPLE 2-WAY MULTIPLEXER-LATCH

The device has four flip-flops with direct and complement data outputs, a common reset (R) and a common clock input, fed by a 2-input negative AND gate (E_1, E_2) and data inputs from a 2-way multiplexer. Each multiplexer has two data inputs selected by two common address inputs (S_0, S_1). One address input is complemented, so the address inputs can be connected together to form a single select input.




Fig. 1 Logic diagram.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4.5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay (DATA)	t_{PLH}, t_{PHL}	typ.	1.1 ns
Power consumption per package	P_{av}	typ.	420 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

- 100155Y: 24-lead flat-pack; ceramic (SOT-138).
- 100155F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).




Fig. 2 Pin designation. Slim cerdip and flat pack packages.

TRUTH TABLE

INPUTS					OUTPUTS			
R	\bar{E}_1	\bar{E}_2	S_1	\bar{S}_0	D_1	D_0	\bar{Q}	Q
22(19)	23(20)	24(21)	20(17)	19(16)	16(13) 18(15) 2(23) 4(1)	15(12) 17(14) 1(22) 3(24)	14(11) 11(8) 7(4) 6(3)	13(10) 12(9) 8(5) 5(2)
H	x	x	x	x	x	x	H	L
L	L	L	H	H	H	x	L	H
L	L	L	H	H	L	x	H	L
L	L	L	L	L	x	H	L	H
L	L	L	L	L	x	L	H	L
L	L	L	L	H	x	x	H	L
L	L	L	H	L	H	x	L	H
L	L	L	H	L	x	H	L	H
L	L	L	H	L	L	L	H	L
L	H	x	x	x	x	x	no change	
L	x	H	x	x	x	x	no change	

Positive logic
 H = 1 = HIGH state (the more positive voltage)
 L = 0 = LOW state (the less positive voltage)
 x = state is immaterial (H or L)

RATINGS see Family Specifications.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified; $V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to 85°C

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH						
R input	I_{IH}	—	—	430	μA	$V_{in} = V_{IHmax}$
D_n inputs	I_{IH}	—	—	340	μA	
E_n inputs	I_{IH}	—	—	350	μA	
S_n inputs	I_{IH}	—	—	220	μA	
Input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$ inputs open
Supply current	$-I_{EE}$	66	93	133	mA	

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
D_n to Q	t_{PLH} t_{PHL}	0,50	1,90	0,60	1,85	0,50	1,90	ns	see Figs 3 and 4
S_n to output	t_{PLH} t_{PHL}	1,50	3,50	1,50	3,40	1,50	3,50	ns	
E_n to output	t_{PLH} t_{PHL}	0,90	2,50	1,00	2,40	1,00	2,50	ns	
R to output	t_{PLH} t_{PHL}	0,90	3,00	0,90	2,90	0,90	3,00	ns	see Figs 3 and 5
Transition time	t_{TLH} t_{THL}	0,60	2,20	0,60	2,10	0,45	2,20	ns	see Figs 3 and 4
Set-up time									
D_n	t_s	0,90	—	0,90	—	0,90	—	ns	see Fig. 6
S_n	t_s	2,80	—	2,50	—	2,80	—	ns	
Hold time									
D_n	t_h	0,50	—	0,50	—	0,50	—	ns	see Fig. 6
S_n	t_h	-0,6	—	-0,6	—	-0,6	—	ns	
Release time	t_r	2,20	—	2,20	—	2,20	—	ns	see Fig. 5
Pulse width HIGH									
R	t_{PWH}	2,50	—	2,50	—	2,50	—	ns	see Fig. 5
Pulse width LOW									
E_n	t_{PWL}	2,50	—	2,50	—	2,50	—	ns	see Fig. 4

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
D _n to Q	t _{PLH} t _{PHL}	0,50	1,70	0,60	1,65	0,50	1,70	ns	} see Figs 3 and 4
S _n to output	t _{PLH} t _{PHL}	1,50	3,30	1,50	3,20	1,50	3,30	ns	
E _n to output	t _{PLH} t _{PHL}	0,90	2,30	1,00	2,20	1,00	2,30	ns	
R to output	t _{PLH} t _{PHL}	0,90	2,80	0,90	2,70	0,90	2,80	ns	
Transition time	t _{TLH} t _{THL}	0,60	2,20	0,60	2,10	0,45	2,20	ns	see Figs 3 and 4
Set-up time									
D _n	t _s	0,80	—	0,80	—	0,80	—	ns	} see Fig. 6
S _n	t _s	2,60	—	2,30	—	2,60	—	ns	
Hold time									
D _n	t _h	0,30	—	0,30	—	0,30	—	ns	} see Fig. 6
S _n	t _h	-0,8	—	-0,8	—	-0,8	—	ns	
Release time	t _r	2,00	—	2,00	—	2,00	—	ns	see Fig. 5
Pulse width HIGH									
R	t _{PWH}	2,50	—	2,50	—	2,50	—	ns	see Fig. 5
Pulse width LOW									
E _n	t _{PWL}	2,50	—	2,50	—	2,50	—	ns	see Fig. 4




Fig. 3 Switching time test circuit.

$V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$;
 $L_1 = L_2 =$ equal length $50\ \Omega$ impedance lines.
 $R_t = 50\ \Omega$ terminator internal to scope.
 Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
 All unused outputs are loaded with $50\ \Omega$ to ground.
 C_L fixture and stray capacitance $\leq 3\ \text{pF}$.
 Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Enable times waveform.




Fig. 5 Reset times waveform.




Fig. 6 Set-up and hold times waveforms.

Notes t_s is the minimum time before the transition of the clock that information must be present at the data input.

t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input.

8 BIT SHIFT MATRIX

The 100158 circuit shifts data bits. The three S inputs give the shift count from zero to seven. The M input forces a LOW level on the higher order bits for fill shift or enables and end around shift.




Fig. 1 Pin designation: slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	VEE	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay (DATA)	t _{PLH} , t _{PHL}	typ.	1,9 ns
Power consumption per package	P _D	typ.	530 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100158Y: 24-lead flat-pack; ceramic (SOT-138)

100158F: 24-lead dual in-line; ceramic (cerdip) (SOT-149)

TRUTH TABLE

INPUTS				OUTPUTS								mode
M	S ₂	S ₁	S ₀	Q ₇	Q ₆	Q ₅	Q ₄	Q ₃	Q ₂	Q ₁	Q ₀	
22 (19)	23 (20)	20 (17)	19 (16)	4 (1)	5 (2)	6 (3)	7 (4)	11 (8)	12 (9)	13 (10)	14 (11)	
x	L	L	L	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	no shift left shift
L	L	L	H	L	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	
L	L	H	L	L	L	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	
L	L	H	H	L	L	L	D ₇	D ₆	D ₅	D ₄	D ₃	
L	H	L	L	L	L	L	L	D ₇	D ₆	D ₅	D ₄	
L	H	L	H	L	L	L	L	L	D ₇	D ₆	D ₅	
L	H	H	L	L	L	L	L	L	D ₇	D ₆	D ₅	
L	H	H	H	L	L	L	L	L	L	L	D ₇	end around carry
H	L	L	H	D ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	
H	L	H	L	D ₁	D ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	
H	L	H	H	D ₂	D ₁	D ₀	D ₇	D ₆	D ₅	D ₄	D ₄	
H	H	L	L	D ₃	D ₂	D ₁	D ₀	D ₇	D ₆	D ₅	D ₄	
H	H	L	H	D ₄	D ₃	D ₂	D ₁	D ₀	D ₇	D ₆	D ₅	
H	H	H	L	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	D ₇	D ₆	
H	H	H	H	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	D ₇	

Positive logic

H = 1 = HIGH state (the more positive voltage)

L = 0 = LOW state (the less positive voltage)

x = state is immaterial (H or L)

RATINGS see Family Specifications.




Fig. 2 Logic diagram.
 Pin numbers of slim cerdip packages are between brackets.

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; unless otherwise specified; $V_{CC1} = V_{CC2} = \text{ground}$; $T_{\text{amb}} = 0$ to $+85^{\circ}\text{C}$

description	symbol	min.	typ.	max.	unit	remarks
input current						
HIGH	I_{IH}	—	—	220	μA	$V_{in} = V_{IH\text{max}}$
LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{IL\text{min}}$
supply current	$-I_{EE}$	84	118	205	mA	inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
D_n to output	t_{PLH} t_{PHL}	1,10	3,00	1,10	2,90	1,10	3,10	ns	see Figs 3 and 4
M to output	t_{PLH} t_{PHL}	1,15	4,40	1,25	4,40	1,15	4,70	ns	
S_n to output	t_{PLH} t_{PHL}	1,70	4,50	1,70	4,50	1,70	4,80	ns	
Transition time	t_{TLH} t_{THL}	0,50	2,20	0,50	2,20	0,50	2,20	ns	

FLATPACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
D_n to output	t_{PLH} t_{PHL}	1,10	2,80	1,10	2,70	1,10	2,90	ns	see Figs 3 and 4
M to output	t_{PLH} t_{PHL}	1,15	4,20	1,25	4,20	1,15	4,50	ns	
S_n to output	t_{PLH} t_{PHL}	1,70	4,30	1,70	4,30	1,70	4,60	ns	
Transition time	t_{TLH} t_{THL}	0,50	2,20	0,50	2,20	0,50	2,20	ns	




Fig. 3 Switching time test circuit.

Notes:

- $V_{CC1} = V_{CC2} = +2\text{ V}; V_{EE} = -2,5\text{ V};$
- $L_1 = L_2 =$ equal length $50\ \Omega$ impedance lines.
- $R_t = 50\ \Omega$ terminator internal to scope.
- Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} .
- All unused outputs are loaded with $50\ \Omega$ to ground.
- $C_L =$ fixture and stray capacitance $\leq 3\text{ pF}$.
- Pin numbers shown are for FLAT PACK. For dual in-line package see logic symbol.




Fig. 4 Propagation delay and transition time waveforms.

DUAL 9-BIT PARITY GENERATOR/8-BIT COMPARATOR

The two parity generators each accept a 9-bit data word (D_a+D_{an} , D_b+D_{bn}) and give a parity indication at their respective outputs (Q_a , Q_b) which is HIGH when the sum of the HIGH bits of a data word is EVEN, and LOW when the sum is ODD. Expansion into other 100160 parity generators to facilitate words greater than 16 bits can be made using bits D_a , D_b as these have an extremely short propagation delay between input and output.

An 8-bit comparator is included which compares bits D_{a0} to D_{a7} with bits D_{b0} to D_{b7} and gives a LOW output (\bar{C}) when the two groups are equal.




Fig. 1 Pin designation: slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay	t_p	typ.	1,8 ns
Power consumption per package	P_{av}	typ.	350 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100160Y: 24-lead flat-pack; ceramic (SOT-138)

100160F: 24-lead dual in-line; ceramic (cerdip) (SOT-149)




Fig. 2 Logic diagram. Pin numbers of SLIM CERDIP packages are between brackets.

TRUTH TABLE

INPUTS		OUTPUTS		
Da, Da0 to Da7	Db, Db0 to db7	Qa	Qb	C̄
sum of H bits ODD	sum of H bits ODD sum of H bits EVEN	L	L H	L H
sum of H bits EVEN		H		
Da0 = Db0 and Da1 = Db1 and Da2 = Db2 and Da3 = Db3 and Da4 = Db4 and Da5 = Db5 and Da6 = Db6 and Da7 = Db7 all other combinations				L H

H = HIGH level L = LOW level X = Don't care

RATINGS see Family Specifications

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}\text{C}$; unless otherwise specified

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH D_a, D_b	I_{IH}	—	—	340	μA	$V_{in} = V_{IHmax}$
D_{an}, D_{bn}	I_{IH}	—	—	240	μA	
Input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
Supply current	$-I_{EE}$	57	78	115	mA	Inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay D_{an}, D_{bn} to Q_a, Q_b	t_{PLH} t_{PHL}	1,30	4,30	1,30	4,10	1,30	4,30	ns	see Figs 3 and 4
D_a, D_b to Q_a, Q_b	t_{PLH} t_{PHL}	0,50	1,60	0,50	1,60	0,50	1,60	ns	
D_{an}, D_{bn} to \bar{C}	t_{PLH} t_{PHL}	1,20	3,30	1,20	3,10	1,20	3,30	ns	
Transition time	t_{TLH} t_{THL}	0,40	1,70	0,40	1,65	0,40	1,65	ns	

FLAT PACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay D_{an}, D_{bn} to Q_a, Q_b	t_{PLH} t_{PHL}	1,30	4,10	1,30	3,90	1,30	4,10	ns	see Figs 3 and 4
D_a, D_b to Q_a, Q_b	t_{PLH} t_{PHL}	0,50	1,40	0,50	1,40	0,50	1,40	ns	
D_{an}, D_{bn} to \bar{C}	t_{PLH} t_{PHL}	1,20	3,10	1,20	2,90	1,20	3,10	ns	
Transition time	t_{TLH} t_{THL}	0,50	1,70	0,50	1,65	0,50	1,65	ns	




Fig. 3 A.C. test circuit.

Notes:

$V_{CC1} = V_{CC2} = 2\text{ V}; V_{EE} = -2,5\text{ V}$

$L_1 = L_2 = 50\ \Omega$ impedance lines of equal length;

$R_t = 50\ \Omega$ termination to scope;

$C_L =$ fixture + stray capacitance $\leq 3\text{ pF}$;

All unused outputs are loaded with $50\ \Omega$ to ground.

Pin numbers shown are for flat pack, for dual in-line package see logic diagram.




Fig. 4 Propagation delay and transition times.

DUAL 8-BIT MULTIPLEXER

The two multiplexers of the 100163 each have eight data inputs (D_{a_n} , D_{b_n}), one data output (Q_a , Q_b) and a common, 3-bit address input (S_n). One data input per multiplexer is selected by the common address and directed to the respective outputs. Polarity of the data is not changed. Ground may be used as a substitute for HIGH levels at the address inputs.




Fig. 1 Pin designation: slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay (DATA)	t_p	typ.	1,25 ns
Power consumption per package	P_{av}	typ.	560 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100163Y: 24-lead flat-pack; ceramic (SOT-138)

100163F: 24-lead dual in-line; ceramic (cerdip) (SOT-149)




Fig. 2 Logic diagram. Pin numbers of SLIM Cerdip packages are between brackets.

TRUTH TABLE

address			data output	
S ₂	S ₁	S ₀	Q _a	Q _b
L	L	L	D _{a0}	D _{b0}
L	L	H	D _{a1}	D _{b1}
L	H	L	D _{a2}	D _{b2}
L	H	H	D _{a3}	D _{b3}
H	L	L	D _{a4}	D _{b4}
H	L	H	D _{a5}	D _{b5}
H	H	L	D _{a6}	D _{b6}
H	H	H	D _{a7}	D _{b7}

H = HIGH level (or ground)
 L = LOW level
 x = Don't care

RATINGS see Family Specifications

D.C. CHARACTERISTICS
 $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$; $T_{\text{amb}} = 0$ to $+85^{\circ}\text{C}$; unless otherwise specified

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH						
D_{an}, D_{bn}	I_{IH}	—	—	340	μA	$V_{in} = V_{IH\text{max}}$
S_n	I_{IH}	—	—	265	μA	
Input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{IL\text{min}}$
Supply current	$-I_{EE}$	76	125	161	mA	Inputs open

A.C. CHARACTERISTICS
 $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$
DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
D_{an}, D_{bn} to output	t_{PLH} t_{PHL}	0,55	1,90	0,60	1,90	0,65	2,00	ns	see Figs 3 and 4
S_n to output	t_{PLH} t_{PHL}	1,10	2,80	1,10	2,80	1,20	3,10	ns	
Transition time	t_{TLH} t_{THL}	0,50	1,75	0,50	1,70	0,50	1,70	ns	

FLAT PACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
D_{an}, D_{bn} to output	t_{PLH} t_{PHL}	0,55	1,70	0,60	1,70	0,65	1,80	ns	see Figs 3 and 4
S_n to output	t_{PLH} t_{PHL}	1,10	2,60	1,10	2,60	1,20	2,90	ns	
Transition time	t_{TLH} t_{THL}	0,50	1,75	0,50	1,70	0,50	1,70	ns	




Fig. 3 A.C. test circuit.

Notes:

- $V_{CC1} = V_{CC2} = 2\text{ V}; V_{EE} = -2,5\text{ V};$
- $L_1 = L_2 = 50\ \Omega$ impedance lines of equal length;
- $R_t = 50\ \Omega$ termination to scope;
- Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} ;
- $C_L = \text{fixture} + \text{stray capacitance} \leq 3\ \text{pF};$
- All unused outputs are loaded with $50\ \Omega$ to ground.
- Pin numbers shown for flat pack, for slim cerdip package see Fig. 2.




Fig. 4 Propagation delay and transition times.

16-BIT MULTIPLEXER

The 100164 output data (Q) is selected from one of sixteen data inputs (D_n). Selection is made using a 4-bit address (S_0 to S_3). Polarity of the data is unchanged.




Fig. 1 Pin designation: slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay	tp	typ.	1,6 ns
Power consumption per package	P_{av}	typ.	320 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100164Y: 24-lead flat-pack; ceramic (SOT-138)

100164F: 24-lead dual in-line; ceramic (cerdip) (SOT-149)




Fig. 2 Logic diagram. Pin numbers of SLIM CERDIP packages are between brackets.

TRUTH TABLE

address				data output
S ₃	S ₂	S ₁	S ₀	Q
L	L	L	L	D ₀
L	L	L	H	D ₁
L	L	H	L	D ₂
L	L	H	H	D ₃
L	H	L	L	D ₄
L	H	L	H	D ₅
L	H	H	L	D ₆
L	H	H	H	D ₇
H	L	L	L	D ₈
H	L	L	H	D ₉
H	L	H	L	D ₁₀
H	L	H	H	D ₁₁
H	H	L	L	D ₁₂
H	H	L	H	D ₁₃
H	H	H	L	D ₁₄
H	H	H	H	D ₁₅

H = HIGH level L = LOW level x = Don't care

RATINGS see Family Specifications

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^{\circ}\text{C}$; unless otherwise specified

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH						
D_n	I_{IH}	—	—	280	μA	$V_{in} = V_{IHmax}$
S_0, S_1, S_2, S_3	I_{IH}	—	—	240	μA	
Input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
Supply current	$-I_{EE}$	49	71	105	mA	Inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
D_n to output	t_{PLH} t_{PHL}	0,80	2,20	0,90	2,35	0,90	2,55	ns	see Figs 3 and 4
S_0, S_1 to output	t_{PLH} t_{PHL}	1,45	3,20	1,45	3,20	1,45	3,60	ns	
S_2, S_3 to output	t_{PLH} t_{PHL}	1,10	2,50	1,10	2,50	1,10	2,80	ns	
Transition time	t_{TLH} t_{THL}	0,45	1,60	0,45	1,60	0,45	1,60	ns	

FLAT PACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
D_n to output	t_{PLH} t_{PHL}	0,80	2,00	0,90	2,15	0,90	2,35	ns	see Figs 3 and 4
S_0, S_1 to output	t_{PLH} t_{PHL}	1,45	3,00	1,45	3,00	1,45	2,40	ns	
S_2, S_3 to output	t_{PLH} t_{PHL}	1,10	2,30	1,10	2,30	1,10	2,60	ns	
Transition time	t_{TLH} t_{THL}	0,45	1,60	0,45	1,60	0,45	1,60	ns	




Fig. 3 A.C. test circuit.

Notes:

- $V_{CC1} = V_{CC2} = 2\text{ V}; V_{EE} = -2,5\text{ V};$
 - $L_1 = L_2 = 50\ \Omega$ impedance lines of equal length;
 - $R_t = 50\ \Omega$ termination to scope;
 - Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} ;
 - $C_L =$ fixture + stray capacitance $\leq 3\ \text{pF}$;
 - All unused outputs are loaded with $50\ \Omega$ to ground.
- Pin numbers shown are for flat pack, for slim cerdip package see Fig. 2.




Fig. 4 Propagation delay and transition times.

UNIVERSAL PRIORITY ENCODER

100165 operates as a dual, 4-input or single, 8-input encoder, the operating mode is set by the mode control input (M). The eight data inputs (D_n) are latched and have a common enable (\bar{E}). The highest data priority, determined by the position of a HIGH bit in the input data group, is encoded to give a binary address from the outputs (Q_n). Complementary outputs (\bar{Q}_n) are also provided. In the dual mode, two groups of four inputs are encoded to give two 2-bit binary outputs, together with group signal outputs (GS_1, GS_2) which indicate that all bits of a data group are LOW. In the single mode, one group of eight inputs is encoded to give a 4-bit binary output together with a group signal (GS_2) which indicates that all bits of the input data are LOW. The output enable signal (\bar{OE}), when HIGH, forces all Q outputs LOW and all \bar{Q} and GS outputs HIGH.

Expansion into other 100165 encoders can be made by connecting the relevant group signal output of one IC into the output enable input of the next.




Fig. 1 Pin designation: slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay	t_p	typ.	2,5 ns
Power consumption per package	P_{av}	typ.	560 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

- 100165Y: 24-lead flat-pack; ceramic (SOT-138).
- 100165F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).




Fig. 2 Logic diagram. Pin numbers of SLIM CERDIP package are between brackets.

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay D_n to Q, \bar{Q}	t_{PLH}	1,10	4,10	1,10	4,10	1,10	4,60	ns	see Figs 3 and 4
	t_{PHL}								
D_n to GS	t_{PLH}	1,10	4,10	1,10	4,10	1,10	4,40	ns	
	t_{PHL}								
$\bar{O}\bar{E}$ to Q, \bar{Q}	t_{PLH}	1,00	3,30	1,00	3,30	1,00	3,40	ns	
	t_{PHL}								
$\bar{O}\bar{E}$ to GS	t_{PLH}	1,00	3,30	1,00	3,30	1,00	3,40	ns	see Figs 3 and 5
	t_{PHL}								
M to Q, \bar{Q}	t_{PLH}	0,90	3,60	1,00	3,60	1,00	3,80	ns	
	t_{PHL}								
\bar{E} to Q, \bar{Q}	t_{PLH}	1,40	4,70	1,40	4,60	1,40	5,00	ns	see Figs 3 and 4
	t_{PHL}								
Transition time	t_{TLH}	0,45	1,40	0,45	1,40	0,45	1,40	ns	see Figs 3, 4 and 5
	t_{THL}								
Set-up time D_n	t_s	1,10	—	1,00	—	1,10	—	ns	see Fig. 6
Hold time D_n	t_h	1,30	—	1,30	—	1,30	—	ns	

FLAT PACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay D _n to Q, \bar{Q}	t _{PLH}	1,10	3,90	1,10	3,90	1,10	4,40	ns	see Figs 3 and 4
	t _{PHL}								
D _n to GS	t _{PLH}	1,10	3,90	1,10	3,90	1,10	4,20	ns	
	t _{PHL}								
\bar{OE} to Q, \bar{Q}	t _{PLH}	1,00	3,10	1,00	3,10	1,00	3,20	ns	
	t _{PHL}								
\bar{OE} to GS	t _{PLH}	1,00	3,10	1,00	3,10	1,00	3,20	ns	See Figs 3 and 5
	t _{PHL}								
M to Q, \bar{Q}	t _{PLH}	0,90	3,40	1,00	3,40	1,00	3,60	ns	
	t _{PHL}								
\bar{E} to Q, \bar{Q}	t _{PLH}	1,40	4,50	1,40	4,40	1,40	4,80	ns	see Figs 3 and 4
	t _{PHL}								
Transition time	t _{TLH}	0,45	1,40	0,45	1,40	0,45	1,40	ns	see Figs 3, 4 and 5
	t _{THL}								
Set-up time D _n	t _s	0,90	—	0,80	—	0,90	—	ns	see Fig. 6
Hold time D _n	t _h	1,10	—	1,10	—	1,10	—	ns	




Fig. 3 A.C. test circuit.

Notes:

- $V_{CC1} = V_{CC2} = +2\text{ V}; V_{EE} = -2,5\text{ V};$
- $L_1 = L_2 = 50\ \Omega$ impedance lines of equal length;
- $R_t = 50\ \Omega$ termination to scope.
- Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} to V_{EE} ;
- $C_L = \text{fixture} + \text{stray capacitance} \leq 3\ \text{pF};$
- All unused outputs are loaded with $50\ \Omega$ to ground.
- Pin numbers shown are for FLAT PACK. For slim cerdip package see logic symbol.




Fig. 4 Enable timing, propagation delay.




Fig. 5 Propagation delay (M, OE) and transition times.




Fig. 6 Set-up and hold time.

Notes t_s is the minimum time **before** the transition of the clock that information must be present at the data input.

t_h is the minimum time **after** the transition of the clock that information must remain unchanged at the data input.

9-BIT COMPARATOR

The 100166 compares the arithmetic values of two 9-bit words and indicates whether the value of one word is equal to or greater than that of the other.




Fig. 1 Pin designation: slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V _{EE}	typ.	-4,5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay	t _p	typ.	2,3 ns
Power consumption per package	P _{av}	typ.	630 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100166Y: 24-lead flat-pack; ceramic (SOT-138)

100166F: 24-lead dual in-line; ceramic (cerdip) (SOT-149)




Fig. 2 Logic diagram. Pin numbers of SLIM CERDIP package are between brackets.

TRUTH TABLE

INPUTS										OUTPUTS										
A ₈	B ₈	A ₇	B ₇	A ₆	B ₆	A ₅	B ₅	A ₄	B ₄	A ₃	B ₃	A ₂	B ₂	A ₁	B ₁	A ₀	B ₀	A>B	B>A	A=B
H	L	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	H	L	H
L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	L	H	H
A=B	H	L	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	H	L	H
A=B	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	L	H	H
A=B	A=B	H	L	-	-	-	-	-	-	-	-	-	-	-	-	-	-	H	L	H
A=B	A=B	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	-	L	H	H
A=B	A=B	A=B	H	L	-	-	-	-	-	-	-	-	-	-	-	-	-	H	L	H
A=B	A=B	A=B	L	H	-	-	-	-	-	-	-	-	-	-	-	-	-	L	H	H
A=B	A=B	A=B	A=B	H	L	-	-	-	-	-	-	-	-	-	-	-	-	H	L	H
A=B	A=B	A=B	A=B	L	H	-	-	-	-	-	-	-	-	-	-	-	-	L	H	H
A=B	A=B	A=B	A=B	A=B	H	L	-	-	-	-	-	-	-	-	-	-	-	H	L	H
A=B	A=B	A=B	A=B	A=B	L	H	-	-	-	-	-	-	-	-	-	-	-	L	H	H
A=B	A=B	A=B	A=B	A=B	A=B	H	L	-	-	-	-	-	-	-	-	-	-	H	L	H
A=B	A=B	A=B	A=B	A=B	A=B	L	H	-	-	-	-	-	-	-	-	-	-	L	H	H
A=B	A=B	A=B	A=B	A=B	A=B	A=B	H	L	-	-	-	-	-	-	-	-	-	H	L	H
A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	H	L	-	-	-	-	-	-	-	-	L	H	H
A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	H	L	-	-	-	-	-	-	H	L	H
A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	H	L	-	-	-	-	L	H	H
A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	L	H	-	-	L	H	H
A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	A=B	-	-	L	L	L

H = HIGH level L = LOW level x = Don't care

RATINGS see Family Specifications

D.C. CHARACTERISTICS $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$; $T_{\text{amb}} = 0$ to $+85^{\circ}\text{C}$; unless otherwise specified

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH	I_{IH}	—	—	250	μA	$V_{in} = V_{IH\text{max}}$
Input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{IL\text{min}}$
Supply current	$-I_{EE}$	119	140	238	mA	Inputs open

A.C. CHARACTERISTICS $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$ **DUAL IN-LINE PACKAGE**

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay Data to output	t_{PLH} t_{PHL}	1,40	3,80	1,40	3,80	1,40	3,90	ns	see Figs 3 and 4
Transition time	t_{TLH} t_{THL}	0,45	1,60	0,45	1,60	0,45	1,60	ns	

FLAT PACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay Data to output	t_{PLH} t_{PHL}	1,40	3,60	1,40	3,60	1,40	3,70	ns	see Figs 3 and 4
Transition time	t_{TLH} t_{THL}	0,45	1,60	0,45	1,60	0,45	1,60	ns	




Fig. 3 A.C. test circuit.

Notes:

- $V_{CC1} = V_{CC2} = + 2 V$; $V_{EE} = -2,5 V$;
- $L_1 = L_2 = 50 \Omega$ impedance lines of equal length;
- $R_t = 50 \Omega$ termination to scope.
- Decoupling $0,01 \mu F$ from ground to V_{CC} and V_{EE} ;
- $C_L = \text{fixture} + \text{stray capacitance} \leq 3 \text{ pF}$;
- All unused outputs are loaded with 50Ω to ground.
- Pin numbers shown are for flat pack, for slim cerdip package see Fig. 2.




Fig. 4 Propagation delay and transition times.

UNIVERSAL DEMULTIPLEXER/DECODER

The 100170 operates as a dual 1-of-4 decoder or as a single 1-of-8 decoder; the operating mode being fixed by the mode control input (M). The decoder outputs (Q_n) can be active HIGH or active LOW as determined by the inputs H_a , H_b and H_c . Two enable inputs (\overline{E}_1 , \overline{E}_2) are provided for each 1-of-4 decoder; the pinning is arranged so that pairs of enables can be conveniently tied together for the 1-of-8 decoder mode (pins 19/20, 22/23 (slim cerdip package) or pins 16/17, 19/20 (flat pack package)).




Fig. 1 Pin designation: slim cerdip and flat pack package.

QUICK REFERENCE DATA

Supply voltage	V _{EE}	typ.	-4.5 V
Operating ambient temperature	T _{amb}		0 to +85 °C
Average propagation delay (DATA, ADDRESS)	t _p	typ.	1.8 ns
Power consumption per package	P _{av}	typ.	495 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100170Y: 24-lead flat-pack; ceramic (SOT-138)

100170F: 24-lead dual in-line; ceramic (cerdip) (SOT-149)

100 170




Fig. 2 Logic diagram. Pin numbers of SLIM Cerdip packages are between brackets.

TRUTH TABLES

Dual 1-of-4 decoder mode: $M = A_{2a} = H_c = \text{LOW}$

inputs				outputs ($H_a = H_b = \text{HIGH}$)				outputs ($H_a = H_b = \text{LOW}$)			
\bar{E}_1	\bar{E}_2	A1	A0	Q0	Q1	Q2	Q3	Q0	Q1	Q2	Q3
H	x	x	x	L	L	L	L	H	H	H	H
x	H	x	x	L	L	L	L	H	H	H	H
L	L	L	L	H	L	L	L	L	H	H	H
L	L	L	H	L	H	L	L	H	L	H	H
L	L	H	L	L	L	H	L	H	H	L	H
L	L	H	H	L	L	L	L	H	H	H	L

Dual 1-of-8 decoder mode: $M = \text{HIGH}; A_{0b} = A_{1b} = H_a = H_b = \text{LOW}$

inputs					outputs ($H_c = \text{HIGH}$)							outputs ($H_c = \text{LOW}$)								
\bar{E}_1	\bar{E}_2	A2a	A1a	A0a	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
H	x	x	x	x	L	L	L	L	L	L	L	L	H	H	H	H	H	H	H	H
x	H	x	x	x	L	L	L	L	L	L	L	L	H	H	H	H	H	H	H	H
L	L	L	L	L	H	L	L	L	L	L	L	L	L	H	H	H	H	H	H	H
L	L	L	L	H	L	H	L	L	L	L	L	L	H	L	H	H	H	H	H	H
L	L	L	H	L	L	L	H	L	L	L	L	L	H	H	L	H	H	H	H	H
L	L	H	L	L	L	L	L	H	L	L	L	L	H	H	H	H	L	H	L	H
L	L	H	L	H	L	L	L	L	H	L	L	L	H	H	H	H	L	H	L	H
L	L	H	H	L	L	L	L	L	L	H	L	L	H	H	H	H	H	H	L	H
L	L	H	H	H	L	L	L	L	L	L	H	L	H	H	H	H	H	H	H	L

H = HIGH level L = LOW level x = Don't care

RATINGS see Family Specifications

D.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$; $T_{amb} = 0$ to $+85^{\circ}\text{C}$; unless otherwise specified

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH H _c , A _{0a} , A _{1a} , A _{2a} all other inputs	I _{IH} I _{IH}	—	—	310 250	μA μA	V _{in} = V _{IHmax}
Input current LOW	I _{IL}	0,5	—	—	μA	V _{in} = V _{ILmin}
Supply current	-I _{EE}	76	110	153	mA	Inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay E _{na} , E _{nb} to output	t _{PLH} t _{PHL}	0,80	2,30	0,80	2,20	0,80	2,30	ns	see Figs 3 and 4
A _{na} , A _{nb} to output	t _{PLH} t _{PHL}	0,95	2,80	0,95	2,70	1,00	2,90	ns	
H _a , H _b , H _c to output	t _{PLH} t _{PHL}	1,00	3,00	1,00	2,90	1,00	3,00	ns	
M to output	t _{PLH} t _{PHL}	1,50	3,90	1,60	3,80	1,60	3,90	ns	
Transition time	t _{TLH} t _{THL}	0,45	1,60	0,45	1,60	0,45	1,60	ns	

FLAT PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
E_{na}, E_{nb} to output	t_{PLH} t_{PHL}	0,80	2,10	0,80	2,00	0,80	2,10	ns	see Figs 3 and 4
A_{na}, A_{nb} to output	t_{PLH} t_{PHL}	0,95	2,60	0,95	2,50	1,00	2,70	ns	
H_a, H_b, H_c to output	t_{PLH} t_{PHL}	1,00	2,80	1,00	2,70	1,00	2,80	ns	
M to output	t_{PLH} t_{PHL}	1,50	3,70	1,60	3,60	1,60	3,70	ns	
Transition time	t_{TLH} t_{THL}	0,45	1,60	0,45	1,60	0,45	1,60	ns	




Fig. 3 Switching time test circuit.

Notes:

$V_{CC1} = V_{CC2} = +2\text{ V}; V_{EE} = -2,5\text{ V};$

$L_1 = L_2 = 50\ \Omega$ impedance lines of equal length;

$R_t = 50\ \Omega$ termination to scope.

Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} ;

$C_L =$ fixture + stray capacitance $\leq 3\ \text{pF}$;

All unused outputs are loaded with $50\ \Omega$ to ground.

Pin numbers shown are for FLAT PACK. For dual-in-line package see logic diagram.




Fig. 4 Propagation delay and transition times.

TRIPLE 4-INPUT MULTIPLEXER

The 100171 has three 4-input multiplexers with common decoding and enable. The decoder is controlled by inputs S_0 and S_1 and selects one bit from each of the data inputs. True and complement outputs are available from each multiplexer. A HIGH on the enable input \bar{E} drives all true outputs LOW and complement outputs HIGH.




Fig. 1 Pin designation: slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay	t_p	typ.	1,1 ns
Power consumption per package	P_{av}	typ.	370 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100171Y: 24-lead flat-pack; ceramic (SOT-138)

100171F: 24-lead dual in-line; ceramic (cerdip) (SOT-149)




Fig. 2 Logic diagram. Pin numbers of SLIM CERDIP package are between brackets.

TRUTH TABLE

enable	select		data inputs				outputs	
\bar{E}	S ₁	S ₀	D ₀	D ₁	D ₂	D ₃	\bar{Q}	Q
H	x	x	x	x	x	x	H	L
L	L	L	L	x	x	x	H	L
L	L	L	H	x	x	x	L	H
L	L	H	x	L	x	x	H	L
L	L	H	x	H	x	x	L	H
L	H	L	x	x	L	x	H	L
L	H	L	x	x	H	x	L	H
L	H	H	x	x	x	L	H	L
L	H	H	x	x	x	H	L	H

H = HIGH level
 L = LOW level
 x = Don't care

RATINGS see Family Specifications

D.C. CHARACTERISTICS
 $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$; $T_{\text{amb}} = 0$ to $+85^{\circ}\text{C}$; unless otherwise specified

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH						
D_{nx}	I_{IH}	—	—	340	μA	$V_{in} = V_{IHmax}$
S_0, S_1, \bar{E}	I_{IH}	—	—	300	μA	
Input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
Supply current	$-I_{EE}$	56	83	114	mA	Inputs open

A.C. CHARACTERISTICS
 $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$
DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
D_{nx} to output	t_{PLH} t_{PHL}	0,45	1,70	0,45	1,60	0,50	1,70	ns	see Figs 3 and 4
S_0, S_1 to output	t_{PLH} t_{PHL}	0,90	2,80	0,90	2,80	1,00	3,00	ns	
\bar{E} to output	t_{PLH} t_{PHL}	0,65	2,60	0,65	2,60	0,75	2,90	ns	
Transition time	t_{TLH} t_{THL}	0,45	1,70	0,45	1,50	0,45	1,50	ns	

FLAT PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
D_{nx} to output	t_{PLH} t_{PHL}	0,45	1,50	0,45	1,40	0,50	1,50	ns	see Figs 3 and 4
S_0, S_1 to output	t_{PLH} t_{PHL}	0,90	2,60	0,90	2,60	1,00	2,80	ns	
\bar{E} to output	t_{PLH} t_{PHL}	0,65	2,40	0,65	2,40	0,75	2,70	ns	
Transition time	t_{THL} t_{TLH}	0,45	1,70	0,45	1,50	0,45	1,50	ns	




Fig. 3 Switching time test circuit.

Notes:

- $V_{CC1} = V_{CC2} = +2\text{ V}; V_{EE} = -2,5\text{ V};$
- $L_1 = L_2 = 50\ \Omega$ impedance lines of equal length;
- $R_t = 50\ \Omega$ termination to scope.
- Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} ;
- $C_L =$ fixture + stray capacitance $\leq 3\ \text{pF}$;
- All unused outputs are loaded with $50\ \Omega$ to ground.
- Pin numbers shown are for FLAT PACK. For dual in-line package see logic diagram.




Fig. 4 Propagation delay and transition times.

QUINTUPLE LATCH: ECL 100.000 INPUTS; ECL10.000 OUTPUTS

The 100175 has five latches, each with one data input (D_n) and one data output (Q_n). Clear input (C) and enable inputs (\overline{E}_1 and \overline{E}_2) are common to all latches. Each Q output follows the state of its D input when \overline{E}_1 and \overline{E}_2 are LOW. The latches store the last valid data present at their D input when Either or both \overline{E}_1 and \overline{E}_2 are HIGH, and a HIGH at the C input takes the Q outputs LOW when either or both \overline{E}_1 and \overline{E}_2 are HIGH. All inputs are compatible with devices of the ECL100.000 series and all outputs are compatible with those of the ECL10.000 series.




Fig. 1 Pin designation.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-5,2 V
Operating ambient temperature	T_{amb}		0 to +75 °C
Average propagation delay			
DATA	t_p	typ.	2,2 ns
ENABLE	t_p	typ.	2,7 ns
Power consumption per package	P_{av}	typ.	350 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100175D: 16-lead dual in-line; ceramic (cerdip) (SOT-74A).




Fig. 2 Logic diagram

TRUTH TABLE

D_n	\bar{E}_1	\bar{E}_2	C	Q_n
H	L	L	x	H
L	L	L	x	L
x	H	x	L	no change
x	x	H	L	no change
x	H	x	H	L
x	x	H	H	L

H = HIGH level voltage
 L = LOW level voltage
 x = Don't care

RATINGS see Family Specifications

D.C. CHARACTERISTICS

$V_{EE} = -5.2 \text{ V}$; $V_{CC1} = V_{CC2} = \text{ground}$; $T_{\text{amb}} = 0 \text{ to } +75^{\circ}\text{C}$; unless otherwise specified

description	symbol	0°C		25°C		75°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Output voltage HIGH	V_{OH}	-1000	- 840	- 960	- 810	- 900	- 720	mV	$V_{in} = V_{IHmax} \text{ or } V_{ILmin}$
Output voltage LOW	V_{OL}	-1870	-1665	-1850	-1650	-1830	-1625	mV	$V_{in} = V_{IHmax} \text{ or } V_{ILmin}$
Output voltage HIGH	V_{OHC}	-1020	-	- 980	-	- 920	-	mV	$V_{in} = V_{IHmin} \text{ or } V_{ILmax}$
Output voltage LOW	V_{OLC}	-	-1645	-	-1630	-	-1605	mV	$V_{in} = V_{IHmin} \text{ or } V_{IHmax}$
Input current HIGH carry input C	I_{IH}	-	650	-	650	-	650	μA	$V_{in} = V_{IHmax}$
other inputs	I_{IH}	-	290	-	290	-	290	μA	$V_{in} = V_{IHmax}$
Input current LOW	I_{IL}	0,5	-	0,5	-	0,5	-	μA	$V_{in} = V_{ILmin}$
Supply current	$-I_{EE}$	50	102	50	102	50	102	mA	inputs open Typical value = 67 mA

A.C. CHARACTERISTICS

$V_{EE} = -5,2\text{ V}; V_{CC1} = V_{CC2} = \text{ground}$

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay D_n to Q_n	t_{PLH} t_{PHL}	1,00	3,40	1,00	3,40	1,00	3,40	ns	see Figs 3 and 4
Propagation delay \bar{E}_1, \bar{E}_2 to Q	t_{PLH} t_{PHL}	1,00	4,30	1,00	4,30	1,00	4,30	ns	see Figs 3 and 5
Propagation delay C to Q	t_{PLH} t_{PHL}	1,00	3,90	1,00	3,90	1,00	3,90	ns	see Figs 3, 4 and 5
Transition time	t_{TLH} t_{THL}	0,90	3,50	1,00	3,50	0,90	3,50	ns	see Figs 3, 4 and 5
Set-up time D_n	t_s	2,5	—	2,5	—	2,5	—	ns	see Fig. 6
Hold time D_n	t_h	0,5	—	0,5	—	0,5	—	ns	see Fig. 7




Fig. 3 Switching time test circuit.

Notes:

- $V_{CC1} = V_{CC2} = 2\text{ V}; V_{EE} = -2,5\text{ V};$
- $L_1 = L_2 = 50\ \Omega$ impedance lines of equal length;
- $R_t = 50\ \Omega$ termination to scope;
- Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and $V_{EE};$
- $C_L = \text{fixture} + \text{stray capacitance} \leq 3\ \text{pF};$
- All unused outputs are loaded with $50\ \Omega$ to ground.




Fig. 4 Enable timing.




Fig. 5 Clear timing (data HIGH).




Fig. 6 Data set-up and hold times.

Notes t_s is the minimum time before the transition of the clock that information must be present at the data input.

t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input.

DEVELOPMENT SAMPLE DATA

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

100180

FAST 6-BIT ADDER

10080 is a high-speed adder which performs a full addition of two 6-bit operands in 2 ns. The inputs are Carry (\overline{CN}) (active LOW), Operands A (A_0 to A_5) and Operands B (B_0 to B_5). The outputs are Function (F_0 to F_5), Carry-generate (\overline{G}) (active LOW) and Carry-propagate (\overline{P}) (active LOW).




Fig. 1 Pin designation: slim cerdip and flat pack package.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay	t_p		2,35 ns
Power consumption per package	P_{av}	typ.	920 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100180Y: 24-lead flat-pack; ceramic (SOT-138).

100180F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).




Fig. 2 Logic diagram. Pin numbers for SLIM CERDIP packages are between brackets.

LOGIC EQUATIONS

$$F_0 = P_0 \oplus C_N$$

$$F_1 = P_1 \oplus (G_0 + P_0 C_N)$$

$$F_2 = P_2 \oplus (G_1 + P_1 G_0 + P_1 P_0 C_N)$$

$$F_3 = P_3 \oplus (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_N)$$

$$F_4 = P_4 \oplus (G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_N)$$

$$F_5 = P_5 \oplus (G_4 + P_4 G_3 + P_4 P_3 G_2 + P_4 P_3 P_2 G_1 + P_4 P_3 P_2 P_1 G_0 + P_4 P_3 P_2 P_1 P_0 C_N)$$

$$\bar{P} = \overline{P_0 P_1 P_2 P_3 P_4 P_5}$$

$$\bar{G} = \overline{G_5 + P_5 G_4 + P_5 P_4 G_3 + P_5 P_4 P_3 G_2 + P_5 P_4 P_3 P_2 G_1 + P_5 P_4 P_3 P_2 P_1 G_0}$$

$$P_i = A_i \oplus B_i$$

$$G_i = A_i \cdot B_i$$

(i = 0, 1, 2, 3, 4, 5; \oplus = exclusive OR)

RATINGS see Family Specifications

D.C. CHARACTERISTICS

$V_{ee} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground; $T_{amb} = 0$ to $+85^\circ\text{C}$; unless otherwise specified

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH	I_{IH}	—	—	220	μA	$V_{in} = V_{IHmax}$
Input current LOW	I_{IL}	0,5	—	—	μA	$V_{in} = V_{ILmin}$
Supply current	$-I_{EE}$	135	205	290	mA	inputs open

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground; unless otherwise specified

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay A_n, B_n to F_n	t_{PLH}	1,10	4,70	1,10	4,60	1,10	4,70	ns	see Figs 3 and 4
	t_{PHL}								
A_n, B_n to \bar{P}	t_{PLH}	1,00	3,00	1,00	3,00	1,00	3,30	ns	
	t_{PHL}								
A_n, B_n to \bar{G}	t_{PLH}	1,10	3,90	1,20	3,80	1,20	3,90	ns	
	t_{PHL}								
\bar{G} to F_n	t_{PLH}	0,90	4,00	0,90	3,90	0,90	4,00	ns	
	t_{PHL}								
Transition time	t_{TLH}	0,45	2,30	0,45	2,20	0,45	2,30	ns	
	t_{THL}								

FLAT PACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay A_n, B_n to F_n	t_{PLH}	1,10	4,50	1,10	4,40	1,10	4,50	ns	see Figs 3 and 4
	t_{PHL}								
A_n, B_n to \bar{P}	t_{PLH}	1,00	2,80	1,00	2,80	1,00	3,10	ns	
	t_{PHL}								
A_n, B_n to \bar{G}	t_{PLH}	1,10	3,70	1,20	3,60	1,20	3,70	ns	
	t_{PHL}								
\bar{G} to F_n	t_{PLH}	0,90	3,80	0,90	3,70	0,90	3,80	ns	
	t_{PHL}								
Transition time	t_{TLH}	0,45	2,30	0,45	2,20	0,45	2,30	ns	
	t_{THL}								




Fig. 3 Switching time test circuit.

Notes:

$V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$;

$L_1 = L_2 = 50\ \Omega$ impedance lines of equal length;

$R_t = 50\ \Omega$ termination to scope.

Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} ;

$C_L =$ fixture + stray capacitance $\leq 3\ \text{pF}$;

All unused outputs are loaded with $50\ \Omega$ to ground.

Pin numbers shown are for FLAT PACK. For dual in-line package see logic diagram.




Fig. 4 Propagation delay and transition times.

DEVELOPMENT SAMPLE DATA

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

100181

4-BIT BINARY/BCD ALU

This 4-bit binary/BCD arithmetic logic unit performs eight logic and eight arithmetic functions on two 4-bit words (A_0 to A_3 and B_0 to B_3), giving binary/BCD addition and subtraction and supplementary binary arithmetic. Functions are selected using a 4-bit binary code (S_0 to S_3).

Operating speed is increased by latched function outputs (F_0 to F_3) which are transparent when the enable input (\bar{E}) is LOW. An internal look-ahead-carry minimizes delay to the function outputs and to the ripple carry output ($\overline{C_{N+4}}$).

The group-carry-look-ahead-propagate output (\bar{P}) goes LOW when an add operation gives fifteen (binary) or nine (BCD), or when a subtract operation gives zero. The generate output (\bar{G}) goes LOW when the sum of words A and B is greater than fifteen (binary) or nine (BCD), or when the difference in a subtract function is not zero. Both \bar{P} and \bar{G} operate independently of the carry-in input $\overline{C_N}$. When $\overline{C_N}$ is LOW, BCD subtractions are performed in ten's complement or binary subtractions in one's complement.




Fig. 1 Pin designation: slim cerdip and flat pack packages.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4.5V
Operating ambient temperature	T_{amb}		0 to +85°C
Average propagation delay E to F_n	t_p		2.1 ns
Power consumption per package	P_{av}		920 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100181Y: 24-lead flat pack; ceramic (SOT-138).

100181F: 24-lead dual in-line; ceramic (cerdip) (SOT-149).




Fig. 2 Logic diagram. Pin numbers of SLIM CERDIP packages are between brackets.

TRUTH TABLE

selection				functions	
S ₃	S ₂	S ₁	S ₀	$\overline{C}_N = H$	$\overline{C}_N = L$
L	L	L	L	A + B (BCD)	A + B + 1 (BCD)
L	L	L	H	A - B (BCD)	A - B + 1 (BCD)
L	L	H	L	B - A (BCD)	B - A + 1 (BCD)
L	L	H	H	0 - B (BCD)	0 - B + 1 (BCD)
L	H	L	L	A + B (binary)	A + B + 1 (binary)
L	H	L	H	A - B (binary)	A - B + 1 (binary)
L	H	H	L	B - A (binary)	B - A + 1 (binary)
L	H	H	H	0 - B (binary)	0 - B + 1 (binary)
H	L	L	L	$F_n = A_n B_n + \overline{A_n} \overline{B_n}$	SAME LOGIC
H	L	L	H	$F_n = A_n \overline{B_n} + \overline{A_n} B_n$	
H	L	H	L	$F_n = A_n + B_n$	
H	L	H	H	$F_n = A_n$	
H	H	L	L	$F_n = \overline{B_n}$	
H	H	L	H	$F_n = B_n$	
H	H	H	L	$F_n = A_n \cdot B_n$	
H	H	H	H	$F_n = \text{LOW}$	

H = HIGH voltage level

L = LOW voltage level

RATINGS see Family Specifications

D.C. CHARACTERISTICS

 $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$; $T_{amb} = 0$ to $+85^\circ\text{C}$; unless otherwise specified

description	symbol	min.	typ.	max.	unit	remarks
Input current HIGH S _n , \overline{E}	I _{IH}	—	—	350	μA	V _{in} = V _{IHmax}
all other signal pins	I _{IH}	—	—	250	μA	
Input current LOW	I _{IL}	0,5	—	—	μA	V _{in} = V _{ILmin}
Supply current	-I _{EE}	130	205	300	mA	inputs open

A.C. CHARACTERISTICS

 $V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} =$ ground; unless otherwise specified

DUAL IN-LINE PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
A_n, B_n to F_n	t_{PLH} t_{PHL}	2,00	6,90	2,10	6,80	2,10	7,40	ns	
A_n, B_n to \bar{P}, \bar{G}	t_{PLH} t_{PHL}	1,40	4,70	1,40	4,40	1,40	4,70	ns	
A_n, B_n to $\overline{C_{N+4}}$	t_{PLH} t_{PHL}	2,00	6,50	2,00	6,50	2,10	6,80	ns	
\bar{C}_N to F_n	t_{PLH} t_{PHL}	1,60	5,10	1,60	5,20	1,60	5,50	ns	see Figs 3 and 4
\bar{C}_N to $\overline{C_{N+4}}$	t_{PLH} t_{PHL}	1,30	3,00	1,40	3,00	1,40	3,10	ns	see Figs 3 and 4
S_n to F_n	t_{PLH} t_{PHL}	1,40	8,80	1,50	8,60	1,50	9,00	ns	
S_n to \bar{P}, \bar{G}	t_{PLH} t_{PHL}	1,70	7,40	2,00	5,90	2,00	6,50	ns	
S_n to $\overline{C_{N+4}}$	t_{PLH} t_{PHL}	2,70	10,10	2,80	8,50	2,90	8,70	ns	
\bar{E} to F_n	t_{PLH} t_{PHL}	1,00	3,40	0,90	3,60	1,10	3,80	ns	
Transition time	t_{TLH} t_{THL}	0,45	3,50	0,45	3,50	0,45	3,50	ns	
Set-up time A_n, B_n	t_s	7,70	—	7,70	—	8,20	—	ns	
Set-up time S_n	t_s	8,80	—	8,60	—	9,70	—	ns	
Set-up time \bar{C}_N	t_s	4,90	—	5,10	—	5,40	—	ns	
Hold time A_n, B_n	t_h	0,20	—	0,20	—	0,20	—	ns	see Fig. 5
Hold time S_n	t_h	0,70	—	0,70	—	0,70	—	ns	
Hold time \bar{C}_N	t_h	0,70	—	0,70	—	0,70	—	ns	
Pulse width LOW \bar{E}	$t_{PW(H)}$	2,50	—	2,50	—	2,50	—	ns	see Fig. 4

FLAT PACK PACKAGE

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay									
A_n, B_n to F_n	t _{PLH} t _{PHL}	2,00	6,70	2,10	6,60	2,10	7,20	ns	
A_n, B_n to \bar{P}, \bar{G}	t _{PLH} t _{PHL}	1,40	4,50	1,40	4,20	1,40	4,50	ns	
A_n, B_n to $\overline{C_{N+4}}$	t _{PLH} t _{PHL}	2,00	6,30	2,00	6,30	2,10	6,60	ns	
$\overline{C_N}$ to F_n	t _{PLH} t _{PHL}	1,60	4,90	1,60	5,00	1,60	5,30	ns	see Figs 3 and 4
$\overline{C_N}$ to $\overline{C_{N+4}}$	t _{PLH} t _{PHL}	1,30	2,80	1,40	2,80	1,40	2,90	ns	
S_n to F_n	t _{PLH} t _{PHL}	1,40	8,60	1,50	8,40	1,50	8,80	ns	
S_n to \bar{P}, \bar{G}	t _{PLH} t _{PHL}	1,70	7,20	2,00	5,70	2,00	6,30	ns	
S_n to $\overline{C_{N+4}}$	t _{PLH} t _{PHL}	2,70	9,90	2,80	8,30	2,90	8,50	ns	
\bar{E} to F_n	t _{PLH} t _{PHL}	1,00	3,20	0,90	3,40	1,10	3,60	ns	
Transition time	t _{TLH} t _{THL}	0,45	3,50	0,45	3,50	0,45	3,50	ns	
Set-up time A_n, B_n	t _s	7,50	—	7,50	—	8,00	—	ns	
Set-up time S_n	t _s	8,60	—	8,40	—	9,50	—	ns	
Set-up time $\overline{C_N}$	t _s	4,70	—	4,90	—	5,20	—	ns	see Fig. 5
Hold time A_n, B_n	t _h	0,00	—	0,00	—	0,00	—	ns	
Hold time S_n	t _h	0,50	—	0,50	—	0,50	—	ns	
Hold time $\overline{C_N}$	t _h	0,50	—	0,50	—	0,50	—	ns	
Pulse width LOW \bar{E}	t _{PW(H)}	2,50	—	2,50	—	2,50	—	ns	see Fig. 4




Fig. 3 Switching time test circuit.

Notes:

- $V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{EE} = -2,5\text{ V}$;
- $L_1 = L_2 = 50\ \Omega$ impedance lines of equal length;
- $R_t = 50\ \Omega$ termination to scope.
- Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} ;
- $C_L = \text{fixture} + \text{stray capacitance} \leq 3\ \text{pF}$;
- All unused outputs are loaded with $50\ \Omega$ to ground.
- Pin numbers shown are for FLAT PACK. For dual in-line package see logic diagram.




Fig. 4 Enable timing.




Fig. 5 Data set-up and hold time.

Notes: t_s is the minimum time **before** the transition of the clock that information must be present at the data input.

t_h is the minimum time **after** the transition of the clock that information must remain unchanged at the data input.

DEVELOPMENT SAMPLE DATA

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

100255

ECL 100.000 TO TTL INTERFACE

The 100255 is a quintuple, bidirectional ECL to TTL translating interface. The ECL inputs/outputs (I/O_{E_n}) are compatible with all devices of the ECL100.000 series and the input/outputs (I/O_{T_n}) are TTL compatible. A mode control input (M) selects the direction of translation and a chip enable input (CE) enables the translation (M and CE are ECL inputs).




Fig. 1 Logic diagram.

QUICK REFERENCE DATA

Supply voltage	V_{EE}	typ.	-4,5 V
Operating ambient temperature	T_{amb}		0 to +85 °C
Average propagation delay			
ECL to TTL	t_p	typ.	4,50 ns
TTL to ECL	t_p	typ.	2,40 ns
Power consumption per package	P_{av}	typ.	6,45 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see chapter Package Outlines)

ORDERING INFORMATION

100255D: 16-lead DIL; ceramic (cerdip) (SOT-74B).




Fig. 2 Pin designation.

TRUTH TABLES

\overline{CE}	M	ECL input	TTL output
L	x	L	Z*
H	H	H	L
H	H	L	H

\overline{CE}	M	TTL input	ECL output
H	L	H	L
H	L	L	H

H = HIGH voltage level

L = LOW voltage level

x = Don't care

Z = High impedance TTL output

* = ECL output in OFF state; V_0 = termination voltage V_T

RATINGS see family specifications.

D.C. CHARACTERISTICS


$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$; $V_{CC3} = +5$ V; $T_{\text{amb}} = 0$ to $+85$ °C;
device output load = 25Ω to -2 V; unless otherwise specified

description	symbol	min.	typ.	max.	unit	remarks
ECL						
Input current LOW	I_{IL}	0,5	—	—	μA	Apply $-1,81 \pm 0,005$ V to each input in turn
Input current HIGH	I_{IH}	—	—	350	μA	Apply $-0,88 \pm 0,005$ V to each input in turn
M, $\overline{\text{CE}}$ I/O	I_{IH}	—	—	350	μA	
Supply current	$-I_{EE}$	60	105	150	mA	For all modes
TTL						
Input current LOW I/O	I_{IL}	-1,6	—	—	mA	Apply +0,4 V to each input in turn and $-0,88$ V to $\overline{\text{CE}}$
Input current HIGH I/O	I_{IH}	—	—	40	μA	Apply +2,4 V to each input in turn and $-0,88$ V to $\overline{\text{CE}}$
Input breakdown current I/O	I_{IB}	—	—	1	mA	Apply +5,5 V to each input in turn and $-0,88$ V to $\overline{\text{CE}}$
Short circuit current	I_{OS}	-130	—	-40	mA	Apply $-0,88$ V to CE and M. Apply $-1,81$ V to one ECL I/O and $V_{CC} = 0$ V to the corresponding TTL I/O. Repeat for other channels
Output current for TTL output in high impedance state:						
high level output	I_{OZH}	—	—	40	μA	Apply +2,4 V to TTL I/O; other inputs open
low level output	I_{OZL}	-40	—	—	μA	Apply +0,4 V to TTL I/O; other inputs open
Supply current HIGH	I_{CCH}	25	35	44	mA	Apply $-0,88$ V to $\overline{\text{CE}}$, M and ECL I/O. TTL I/O open
Supply current LOW	I_{CCL}	19	27	36	mA	Apply $-0,88$ V to $\overline{\text{CE}}$ and M; apply $-1,81$ V to TTL I/O. TTL I/O open
Output voltage HIGH	V_{OH}	2,4	—	—	V	Loading = 2 mA; $V_{CC3} = 4,75$ V
Output voltage LOW	V_{OL}	—	—	0,4	V	Loading = 20 mA; $V_{CC3} = 4,75$ V
Input voltage clamp	V_{IC}	-1,5	—	—	V	Input current = 12 mA $V_{CC3} = 4,75$ V

A.C. CHARACTERISTICS

$V_{EE} = -4,2$ to $-4,8$ V; $V_{CC1} = V_{CC2} = \text{ground}$; $V_{CC3} = +5$ V; ECL 100 K output load = 25Ω to -2 V

description	symbol	0°C		+25°C		+85°C		unit	remarks
		min.	max.	min.	max.	min.	max.		
Propagation delay ECL I/O to TTL I/O	t_{PLH}	—	7	—	7	—	7	ns	see Figs 3 and 4
	t_{PHL}	—	7	—	7	—	7		
TTL I/O to ECL I/O	t_{PLH}	—	8	—	8	—	8	ns	see Figs 3 and 5
	t_{PHL}	—	8	—	8	—	8		
\overline{CE} to ECL I/O	t_{PLH}	—	8	—	8	—	8	ns	see Figs 3 and 6
	t_{PHL}	—	8	—	8	—	8		
Transition time ECL	t_{PLH}	0,75	—	0,75	—	0,75	—	ns	see Fig. 5
	t_{PHL}	0,75	—	0,75	—	0,75	—		
Transition time TTL	t_{PLH}	0,75	—	1	—	1	—	ns	see Fig. 4
	t_{PHL}	0,75	—	1	—	1	—		



(a) ECL to TTL





Fig. 3 Switching time test circuit.

Notes:

- $V_{CC1} = V_{CC2} = +2\text{ V}$; $V_{CC3} = +7\text{ V}$; $V_{EE} = -2,5\text{ V}$;
- $L_1 = L_2 = 50\ \Omega$ impedance lines of equal length;
- $R_t = 50\ \Omega$ termination to scope.
- Decoupling $0,01\ \mu\text{F}$ from ground to V_{CC} and V_{EE} ;
- $C_L = \text{fixture} + \text{stray capacitance} \leq 3\ \text{pF}$.




Fig. 4 ECL to TTL interface waveforms.




Fig. 5 TTL to ECL interface waveforms.




Fig. 6 \overline{CE} to ECL output waveforms.

ACE FAMILY SPECIFICATIONS

DEVELOPMENT SAMPLE DATA

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

ACE
cell array family

ADVANCED CUSTOMIZED ECL (ACE)

INTRODUCTION

The Advanced Customized ECL (ACE) logic cell array family has the high performance and functional capability of ECL LSI without the costs and turn-around times inherent with full custom logic. The arrays of this family are especially suitable for mainframe computers, but can also be used in any high-speed digital system.

Using CML (Current Mode Logic) internally, with ECL (Emitter Coupled Logic) voltage compensated 10KH or 100K I/O translation, equivalent gate speeds are down to 0,35 ns. Combined with an equivalent gate current consumption of 500 μ A this results in internal speed power products reaching 1 pico-joule. By use of an external resistor the I/O cells of ACE arrays can directly drive TTL gates.

The gate complexity ranges from 600 to 2200 gates. The arrays are organized into internal cell sites (24 to 100) and peripheral sites. A standard cell library with complete CAD package facilitates quick, economical and error-free realization of a wide range of LSI logic functions.

External I/O voltage levels and supply voltage requirements make the devices fully compatible with either the 10KH or 100K ECL family, or even with TTL logic levels with an external pull-up resistor.

FEATURES

- family of semi-custom LSI
- 10KH or 100K compatibility
- very high speed
- low power dissipation
- bidirectional I/Os
- 25 Ω drive ability
- TTL drive compatible
- pin grid array packaging
- air cooled arrays

APPLICATIONS

- large mainframe CPU
- high speed peripherals
- telecommunications
- instrumentation
- signal processing
- data communications

QUICK REFERENCE DATA

		10KH	100K	
Supply voltage (\pm 5%)	V_{EE} typ.	-5,2	-4,5	V
Standard load conditions	R_L typ.	50	50	Ω
Propagation delay per equivalent gate				
SSI	t_{pd} typ.	0,50		ns
MSI	t_{pd} typ.	0,35		ns
LSI	t_{pd} typ.	0,45		ns
Junction temperature	T_j max.	+ 150		$^{\circ}$ C
Storage temperature range	T_{stg}	-65 to + 150		$^{\circ}$ C

PRODUCT DESCRIPTION

The present ACE family consists of five arrays ACE600, ACE900, ACE1400, ACE2200 and ACE1320M. The last one including on-chip RAM.

ACE is a semi-custom family with macro function cell structure. A dedicated LSI circuit is made by implementation of an interconnection pattern provided by the combination of several macro functions selected from a fully specified cell library. The interconnection pattern is made by two metal layers.

The ACE family uses a well-proven 5 GHz oxide-isolated process, fully implanted, with walled emitters. The internal I/O sites can be defined as input, output or bidirectional I/O devices. Output cells have mask programmable transition times to ease printed-circuit designs. They can be configured as TTL transceivers with an external resistor. The arrays are 10KH or 100KH compatible by mask option. Multiple supply pins maintain high noise immunity.

description	ACE600	ACE900	ACE1400	ACE2200	ACE1320M
Chip size mil ²	43 400	55 800	85 200	120 000	104 000
mm ²	28	36	55	77,4	67
Logic cell sites	24	36	60	100	52
Input cell sites	30	30	—	—	—
I/O cell sites	28	28	96	128	112
Equivalent gates					
typical	450	650	1050	1600	700
maximum	600	900	1400	2200	1000
Connection channels					
first layer	52	72	108	164	136
second layer	52	52	96	96	96
overcells	30	30	50	50	50
Number of pins	64	64	144	144	144
Supply pins	6	6	16	16	16
On-chip RAM	—	—	—	—	320 bits

CODE IDENTIFICATION

(ordering information)

referenced array	10K ECL	100K ECL	suffix for packages	
			without heatsink	with heatsink
ACE600	22-XXX	221-XXX	PB	PBH
ACE900	23-XXX	231-XXX	PB	PBH
ACE1400	24-XXX	241-XXX	PBK	PBKH
ACE2200	25-XXX	251-XXX	PBK	PBKH
ACE1320M	26-XXX	261-XXX	PBK	PBKH

XXX digits are assigned during code development phase.

MAXIMUM THERMAL CHARACTERISTICS

Circuit with heatsink mounted in a test socket and transverse air flow ≥ 5 m/s is maintained.

64-pin package: 7 K/W

144-pin package: 5 K/W

DEVELOPMENT SAMPLE DATA

PACKAGE OUTLINE




Fig. 1 64-pin plug-in package (FO-75) for ACE600 and ACE900.






Fig. 2 144-pin plug-in package (FO-108) for ACE1320M, 1400 and 2200.

ACE 600




7285858

ACE 900




7285857

ACE 1320M




7285858.1

ACE 1400



7285855

ACE 2200



7285854

Fig. 3 Cell site locations. Not to scale.

DEVELOPMENT I QAWIFLC DATA

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$-V_{EE}$	max.	7 V
Input voltage (d.c.) range	V_I	min.	0 to V_{EE} -6 V
D.C. output current	I_O	max.	50 mA
Pulsed output current $t_p = 10 \mu s$; $\delta = 1\%$	I_{OP}	max.	100 mA
Junction temperature	T_j	max.	+ 150 °C
Storage temperature range	T_{stg}		-65 to + 150 °C

D.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 0$ V (ground); $R_L = 50 \Omega$ to $V_{TT} = -2$ V

Input current at V_{IL}	I_{IL}	min.	0,5 μA
at V_{IH}	I_{IH}	max.	265 μA
Supply current*	I_{EE}	min.	$0,7 \times I_{EE\text{typ}}$
		max.	$1,4 \times I_{EE\text{typ}}$

- At standard load of 50Ω to $V_{TT} = -2$ V

at junction temperature of		10KH			100K
		30 °C	60 °C	125 °C	30 to 125 °C
Supply voltage ($\pm 5\%$)	V_{EE}	-5,2	-5,2	-5,2	-4,5 V
Output voltage HIGH	$V_{OH\text{min}}$	-1,02	-0,98	-0,91	-1,025 V
	$V_{OH\text{max}}$	-0,84	-0,81	-0,72	-0,88 V
Output voltage LOW	$V_{OL\text{min}}$	-1,95	-1,95	-1,95	-1,81 V
	$V_{OL\text{max}}$	-1,63	-1,63	-1,59	-1,62 V
Input voltage HIGH	$V_{IH\text{min}}$	-1,17	-1,13	-1,06	-1,165 V
Input voltage LOW	$V_{IL\text{max}}$	-1,48	-1,48	-1,44	-1,475 V

- Load 25Ω to $V_{TT} = -2$ V

at junction temperature of		10KH			100K
		30 °C	60 °C	125 °C	30 to 125 °C
Output voltage HIGH	$V_{OH\text{min}}$	-1,07	-1,03	-0,96	-1,075 V
	$V_{OH\text{max}}$	-0,84	-0,81	-0,72	-0,880 V
Output voltage LOW	$V_{OL\text{min}}$	-1,95	-1,95	-1,95	-1,810 V
	$V_{OL\text{max}}$	-1,63	-1,63	-1,59	-1,620 V

- In case of line receivers

Differential voltage	V_D	min.	150 mV
Common mode voltage	V_{CM}	min.	-2,0 V
Input voltage HIGH	V_{IH}	max.	-0,6 V
Input voltage LOW	V_{IL}	min.	-2,0 V
			V_{EE} V

* Typical supply current ($I_{EE\text{typ}}$) is code related, computed by ACELOR program.

A.C. CHARACTERISTICS

Internal propagation delay per equivalent gate

SSI	t_{pd}	typ.	0,50 ns
MSI	t_{pd}	typ.	0,35 ns
LSI	t_{pd}	typ.	0,45 ns

Typical propagation delays (t_{pd}) are defined in the cell library for every function:

$t_{pd \max} = 1,4 \times t_{pd \text{ typ}}$

$t_{pd \min} = 0,6 \times t_{pd \text{ typ}}$

This is including process, temperature and supply voltage variations.

Output transition time (Fig. 5)

minimum mask option	$t_{THL/TLH}$	slow	standard	fast
typical mask option	$t_{THL/TLH}$	0,7	0,5	0,4 ns
maximum mask option	$t_{THL/TLH}$	1,4	1,0	0,8 ns
		2,5	2,0	2,0 ns

Conditions for a.c. test

		10KH	100K
Ground	V_{CC1}, V_{CC2}	+ 2	+ 2 V
Supply voltage	V_{EE}	-3,2	-2,5 V
Input voltage HIGH	V_{IH}	$V_{CC}-0,890$	$V_{CC}-0,955$ V
Input voltage LOW	V_{IL}	$V_{CC}-1,690$	$V_{CC}-1,705$ V
Output load to ground	R_L	50	50 Ω
Input pulse transition times	$t_{THL/TLH}$	1,5	0,7 ns




Fig. 4 Switching times test circuit.

$V_{CC1} = V_{CC2} = + 2$ V; input and output connections are 50 Ω cables; oscilloscope input impedance = 50 Ω ; $V_{EE} = -2,5$ V for 100K ECL or $-3,2$ V for 10KH ECL devices.




Fig. 5 Switching times waveform.

		10KH devices	100K devices
Input voltage HIGH	V_{IH}	+ 1,11 V	+ 1,045 V
Input voltage LOW	V_{IL}	+ 0,31 V	+ 0,295 V
Transition time	$t_{TLH/THL}$	1,5 ns	0,7 ns

Notes

1. A cell with TTL drive ability can be implemented on every I/O site and with a load resistor connected to +5 V it can drive any TTL device. This cell can be bidirectional; the output is equivalent to an open collector output with a clamping voltage of about 3 V; the input being equivalent to a TTL input with a higher input current. The d.c. and a.c. characteristics of this cell, as well as computation of load resistor are described in ACE USER'S GUIDE.
2. ACE1320M includes on-chip RAM. The RAM is configured in two blocks of 16 words of 10 bits. It can be reconfigured by mask options as 64 words by 5 bits or 16 words by 20 bits. Address access time (t_{AA}) typical 3,5 ns, maximum 5,5 ns.




Fig. 6 Mechanical data FO-99 (FO-75 with heatsink). Dimensions in mm.

MAXIMUM THERMAL RESISTANCE

Package mounted on a printed circuit board.

	R _{th j-a} (K/W)	
	with air flow*	without
FO-99	7	20
FO-75	25	50

* Forced air flow of 5 m/s (= 1000 linear f/min).





Fig. 7 Mechanical data FO-128 (FO-108 with heatsink). Dimensions in mm.

MAXIMUM THERMAL RESISTANCE


Package mounted on a printed circuit board.

	R _{th j-a} (K/W)	
	with air flow*	without
FO-128	5	15
FO-108	15	30

* Forced air flow of 5 m/s (= 1000 linear f/min).

PACKAGE OUTLINES

16-LEAD DUAL IN-LINE; PLASTIC (SOT-38Z)



- ⊕ Positional accuracy.
- Ⓜ Maximum Material Condition.
- (1) Centre-lines of all leads are within $\pm 0,127$ mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by $\pm 0,254$ mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

Dimensions in mm

SOLDERING

1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.

2. By dip or wave




The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

16-LEAD DUAL IN-LINE; CERAMIC (CERDIP) (SOT-74A,B,C)






⊕ Positional accuracy.

(M) Maximum Material Condition.

(1) Centre-lines of all leads are within $\pm 0,127$ mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by $\pm 0,254$ mm.

(2) Lead spacing tolerances apply from seating plane to the line indicated.

24-LEAD DUAL IN-LINE; PLASTIC (SOT-101A)




⊕ Positional accuracy.

(M) Maximum Material Condition.

- (1) Centre-lines of all leads are within $\pm 0,127$ mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by $\pm 0,254$ mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.
- (3) Index may be horizontal as shown, or vertical.

Dimensions in mm

24-LEAD FLATPACK; CERAMIC (SOT-138)






Dimensions in mm

Pins are tin-plated nickel alloy.
 Base is Al_2O_3 or BeO (toxic material).
 Mass = 0,8 g.

⊕ Positional accuracy.
 Ⓜ Maximum Material Condition.

24-LEAD DUAL IN-LINE; CERAMIC (CERDIP) (SOT-149)




⊕ Positional accuracy.

Ⓜ Maximum Material Condition.

- (1) Centre-lines of all leads are within $\pm 0,127$ mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by $\pm 0,254$ mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.


Dimensions in mm

64-PIN PLUG-IN PACKAGE (FO-75)




Dimensions in mm

64-PIN PLUG-IN PACKAGE WITH HEATSINK (FO-99)





Dimensions in mm

144-PIN PLUG-IN PACKAGE (FO-108)



Dimensions in mm

144-PIN PLUG-IN PACKAGE WITH HEATSINK (FO-128)



Dimensions in mm

NOTES

Electronic components and materials for professional, industrial and consumer uses from the world-wide Philips Group of Companies

Argentina: PHILIPS ARGENTINA S.A., Div. Elcoma, Vedia 3892, 1430 BUENOS AIRES, Tel. 541-7141/7242/7343/7444/7545.
Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 427 0888.
Austria: ÖSTERREICHISCHE PHILIPS BAUELEMENTE INDUSTRIE G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11.
Belgium: N.V. PHILIPS & MBLE ASSOCIATED, 9 rue du Pavillon, B-1030 BRUXELLES, Tel. (02) 242 7400.
Brazil: IBRAPE, Caixa Postal 7383, Av. Brigadeiro Faria Lima, 1735 SAO PAULO, SP, Tel. (011) 211-2600.
Canada: PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, ONTARIO, M1B 1M8, Tel. 292-5161.
Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-4001.
Colombia: IND. PHILIPS DE COLOMBIA S.A., c/o IPRELENZO LTD., Calle 17, No. 9-21, Of. 202, BOGOTA, D.E., Tel. 57-2347493.
Denmark: MINIWATT A/S, Strandlodsvej 2, P.O. Box 1919, DK 2300 COPENHAGEN S, Tel. (01) 54 11 33.
Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 1 72 71.
France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 338 80-00.
Germany (BRD): VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0.
Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 9215111.
Hong Kong: PHILIPS HONG KONG LTD., Elcoma Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)-245121.
India: PEICO ELECTRONICS & ELECTRICALS LTD., Elcoma Div., Ramon House, 169 Backbay Reclamation, BOMBAY 400020, Tel. 221012.
Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Div., Panim Bank Building, 2nd Fl., Jl. Jend. Sudirman, P.O. Box 223, JAKARTA, Tel. 716 131.
Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 69 3355.
Italy: PHILIPS S.p.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6752.1.
Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.
(IC Products) SIGNETICS JAPAN LTD., 8-7 Sanbancho Chiyoda-ku, TOKYO 102, Tel. (03) 230-1521.
Korea (Republic of): PHILIPS ELECTRONICS (KOREA) LTD., Elcoma Div., Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. 794-4202.
Malaysia: PHILIPS MALAYSIA SDN. BERHAD, No. 4 Persiaran Barat, Petaling Jaya, P.O.B. 2163, KUALA LUMPUR, Selangor, Tel. 77 44 11.
Mexico: ELECTRONICA, S.A de C.V., Carr. México-Toluca km. 62.5, TOLUCA, Edo. de México 50140, Tel. Toluca 91 (721) 613-00.
Netherlands: PHILIPS NEDERLAND, Marktgroep Elonco, Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 793333.
New Zealand: PHILIPS ELECTRICAL IND. LTD., Elcoma Division, 110 Mt. Eden Road, C.P.O. Box 1041, AUCKLAND, Tel. 605-914.
Norway: NORSK A/S PHILIPS, Electronica Dept., Sandstuveien 70, OSLO 6, Tel. 68 02 00.
Peru: CADESA, Av. Alfonso Ugarte 1268, LIMA 5, Tel. 326070.
Philippines: PHILIPS INDUSTRIAL DEV. INC., 2246 Pasing Tamo, P.O. Box 911, Makati Comm. Centre, MAKATI-RIZAL 3116, Tel. 86-89-51 to 59.
Portugal: PHILIPS PORTUGUESA S.A.R.L., Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. 68 31 21.
Singapore: PHILIPS PROJECT DEV. (Singapore) PTE LTD., Elcoma Div., Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 25 38 811.
South Africa: EDAC (PTY.) LTD., 3rd Floor Rainer House, Upper Railway Rd. & Ove St., New Doornfontein, JOHANNESBURG 2001, Tel. 614-2362/9.
Spain: MINIWATT S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12.
Sweden: PHILIPS KOMPLEMENTER A.B., Lidingövägen 50, S-11584 STOCKHOLM 27, Tel. 08/7821000.
Switzerland: PHILIPS A.G., Elcoma Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. 01-4882211.
Taiwan: PHILIPS TAIWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. (02)-5631717.
Thailand: PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. 233-6330-9.
Turkey: TÜRK PHILIPS TICARET A.S., EMET Department, İnönü Cad. No. 78-80, ISTANBUL, Tel. 4359 10.
United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633.
United States: (Active Devices & Materials) AMPEREX SALES CORP., Providence Pike, SLATERSVILLE, R.I. 02876, Tel. (401) 762-9000.
(Passive Devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.
(Passive Devices & Electromechanical Devices) CENTRALAB INC., 5855 N. Glen Park Rd., MILWAUKEE, WI 53201, Tel. (414)228-7380.
(IC Products) SIGNETICS CORPORATION, 811 East Argue Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.
Uruguay: LUZILECTRON S.A., Avda Uruguay 1287, P.O. Box 907, MONTEVIDEO, Tel. 91 43 21.
Venezuela: IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, CARACAS, Tel. 36 05 11

For all other countries apply to: Philips Electronic Components and Materials Division, International Business Relations, Building BAE, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Tel. +31 40 72 33 04, Telex 35000 phtnl